2006
DOI: 10.1109/led.2006.882568
|View full text |Cite
|
Sign up to set email alerts
|

Cost-Effective Integrated RF Power Transistor in 0.18-$muhboxm$CMOS Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
7
0

Year Published

2008
2008
2023
2023

Publication Types

Select...
7
1
1

Relationship

0
9

Authors

Journals

citations
Cited by 25 publications
(7 citation statements)
references
References 9 publications
0
7
0
Order By: Relevance
“…However, optimal performance (breakdown voltage, on-resistance, parasitics) will not be achieved in this way. Examples of LDMOS in CMOS foundry processes can be found in [104]- [109]. A number of CMOS foundries are today offering LDMOS or EDMOS devices into their RF-CMOS processes, but detailed information is sparse or confidential.…”
Section: High-breakdown Devices In Standard Cmos Processesmentioning
confidence: 99%
“…However, optimal performance (breakdown voltage, on-resistance, parasitics) will not be achieved in this way. Examples of LDMOS in CMOS foundry processes can be found in [104]- [109]. A number of CMOS foundries are today offering LDMOS or EDMOS devices into their RF-CMOS processes, but detailed information is sparse or confidential.…”
Section: High-breakdown Devices In Standard Cmos Processesmentioning
confidence: 99%
“…Owing to the increase in the popularity of integrated circuit (IC) technology, there has been a constant thrust towards the integration of power transistors such as drain-extended metal-oxide-semiconductor (DeMOS) along with standard complementary MOS (CMOS) devices for compact design, low cost, and high voltage/high power performance. These devices are required in the voltage range of 20V-100V for smart power applications, for example, display drivers, dc-dc converters, automotive, and high-voltage telecommunication [1]- [5]. DeMOS transistors, as shown in Figure 1(a), use the reduced surface field (RESURF) concept, where the surface electric field is optimized by charge compensation between the lightly doped N-type drift region and the P-well and Psubstrate regions [6].…”
Section: Introductionmentioning
confidence: 99%
“…Recently, complementary metal-oxide-semiconductor (CMOS) technology which integrates logic circuit, radio frequency (RF) circuit and power switch on the same chip require the power devices with reduction of specific onresistance (R on,sp ), improvement of breakdown voltage (BV) and current driving capability. The development of suitable power devices using CMOS is necessary to achieve its goal for system on chip (SOC) realization, [1][2][3][4][5][6][7][8][9][10][11] particularly in the low voltage range such as 30 V rating for RF wireless system, display driver, and DC-DC converter applications. [12][13][14][15][16][17][24][25][26][27][28] Laterally diffused metal oxide semiconductor (LDMOS) with double reduced surface field (RESURF) technology using low thickness of epitaxial layer or n-well implant has utilized for designing high-voltage devices with a low R on,sp .…”
Section: Introductionmentioning
confidence: 99%