1991
DOI: 10.1149/1.2085872
|View full text |Cite
|
Sign up to set email alerts
|

Application of Chemical Mechanical Polishing to the Fabrication of VLSI Circuit Interconnections

Abstract: Application of the chemical mechanical polishing of silicon dioxide used as the interlevel dielectric in the manufacture of VLSI chips has led to the development of a relatively simple process for fabrication of the device wiring on such chips. The polishing process is used to remove the interlevel dielectric from the tops of interconnect studs and produce a planarized surface ready for the next level of wiring. The characteristics of this polishing process were studied on both blanket films of oxide and on wa… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
89
0
1

Year Published

1995
1995
2024
2024

Publication Types

Select...
7
2
1

Relationship

0
10

Authors

Journals

citations
Cited by 240 publications
(99 citation statements)
references
References 1 publication
1
89
0
1
Order By: Relevance
“…It uses appropriate consumables (pad, conditioner, and slurry) to produce the pattern profiles and selectivity required for different surface layers. 1,2 In most cases, a selected layer can be removed through the optimal design of slurries, which can include various kinds of abrasives and chemical components. [3][4][5] The various chemicals and abrasives in slurries can affect the interfacial surfaces that occur during the CMP process at different process temperatures.…”
Section: Introductionmentioning
confidence: 99%
“…It uses appropriate consumables (pad, conditioner, and slurry) to produce the pattern profiles and selectivity required for different surface layers. 1,2 In most cases, a selected layer can be removed through the optimal design of slurries, which can include various kinds of abrasives and chemical components. [3][4][5] The various chemicals and abrasives in slurries can affect the interfacial surfaces that occur during the CMP process at different process temperatures.…”
Section: Introductionmentioning
confidence: 99%
“…In CMP, the relative motion between pad and wafer is close to unidirectional and their relative sliding speed is almost uniform across the chip since the pad and wafer rotate at the same or near same angular velocity [22]. Hence, Eq.…”
Section: Model Formulationmentioning
confidence: 99%
“…In addition, the role of the uniform polishing velocity in the planarization was highlighted [11,12]. Though it is of great importance in the process recipe in CMP practice, the mechanism of influence of the polishing velocity on nonuniformity and the analytic correlation between them remain unexplored.…”
Section: Introductionmentioning
confidence: 99%