1989
DOI: 10.1049/el:19890802
|View full text |Cite
|
Sign up to set email alerts
|

Analytical and experimental methods for zero-temperature-coefficient biasing of MOS transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
27
0
8

Year Published

1991
1991
2024
2024

Publication Types

Select...
7
3

Relationship

0
10

Authors

Journals

citations
Cited by 53 publications
(35 citation statements)
references
References 1 publication
0
27
0
8
Order By: Relevance
“…Temperature behavior is also shown in Fig. 3 where the well known ZT C points [11] are clearly manifested and follow the scaling trend of classical FD SOI [12]. Threshold voltage is extracted for these devices as a function of temperature.…”
Section: Scaling and High Temperature Behaviormentioning
confidence: 74%
“…Temperature behavior is also shown in Fig. 3 where the well known ZT C points [11] are clearly manifested and follow the scaling trend of classical FD SOI [12]. Threshold voltage is extracted for these devices as a function of temperature.…”
Section: Scaling and High Temperature Behaviormentioning
confidence: 74%
“…A temperature-independent current bias circuit has been designed to provide constant current biasing to the adjustable delay controller circuit. Figure 5 shows the schematic of the temperature-independent current bias network developed using the zero-temperature coefficient (ZTC) [18] Since both positive and negative temperature coefficient resistors are available in the SOI process, temperature independent resistor can be implemented, thus constant bias voltages V P for the PMOS and V N for the NMOS transistors are generated. Figure 6 shows the schematic of the adjustable delay controller circuit with the temperature independent bias network.…”
Section: Temperature Independent Dead-time Controllermentioning
confidence: 99%
“…This inflection point is typically known as temperature compensation point (TCP) or zero temperature coefficient (ZTC) [6][7][8][9][10]. Previously, Shoucair [11] and Prijic et al [7] have identified the inflection point for a bulk CMOS in both linear and saturation regions for the temperature varying between 25°C and 200°C. Researchers like Groeseneken et al [9] and Jeon and Burk [1] have experimentally demonstrated the existence of ZTC point for thin and thick film SOI MOSFETs respectively.…”
Section: Introductionmentioning
confidence: 99%