An Analytical Model of the Influence of Grain Size on the Mobility and Transfer Characteristics of Polysilicon Thin-Film Transistors (TFTs)

Abstract

Influence of the grain size on the effective carrier mobility (μeff) and transfer characteristics of a polycrystalline silicon thin-film transistor (poly-Si TFT) has been theoretically investigated by developing an analytical model. The dependence of μeff is studied as function of doping concentration and gate voltage for different values of grain size. It is observed that at low as well as at high doping concentrations, the effective carrier mobility (μeff) increases with increasing grain size, whereas the observed dip at the intermediate doping concentration is confirmed. The effect of the grain size on transfer characteristics of poly-Si TFT in its linear region is also presented. It is found that at low gate voltages, μeff and ID increase rapidly with the increase in VG for all grain sizes due to the grain boundary barrier lowering effect. At high gate voltage the grain boundary barrier lowering effect becomes insignificant and causes the saturation of μeff and ID. The model was found to account correctly for the experimentally observed mobility variation and yield a reasonably good agreement.

Enhancing the electrical parameters of ZnO films deposited using a low-cost chemical spray technique through Ta doping

“…% of Ta doping both carrier concentration and mobility are found to be high. This higher mobility in this case is believed to be due to the larger grain size which enhances the intra-grain travel time of the carriers [40][41][42]. The obtained minimum resistivity (2.05 x 10 -3 Ωcm) using this inexpensive technique is found to be better than the value for as deposited ZnO:Ta films already reported in the literature [19].…”

Effect of Grain Boundary Scattering on Electron Mobility of N-Polarity InN Films

“…Assuming that the grains and GBs form a series resistance along the transport channel, the total mobility due to the effect of the GBs is expressed as 13) eff ¼…”

High-Speed Low-Power Junctionless Field-Effect Transistor with Ultra-Thin Poly-Si Channel for Sub-10-nm Technology Node

“…The ratio of current ratios between c-Si and UTP JLFET goes below a factor of 2 at L g = 10 nm. It is strongly supported that the crystallinity is not the significant effector in the extremely shortchannel devices (L g << grain size) and that the proposed UTP JLFET would be one of the promising cost-effective electron devices for Si CMOS extension [14]. In order to investigate the AC performances of the UTP JLFET, intrinsic gate delay (τ) has been extracted.…”