2012 24th International Symposium on Power Semiconductor Devices and ICs 2012
DOI: 10.1109/ispsd.2012.6229021
|View full text |Cite
|
Sign up to set email alerts
|

A new embedded inductor for ZVS DC-DC converter applications

Abstract: In this paper, a new tapered silicon-embedded coreless power inductor is proposed and demonstrated. The width and depth for the different turns of the inductor are designed with different values to reduce the proximity effect. An 18.6 nH inductance and a peak Q factor of 12.1 are achieved at 23 MHz within a chip area of 0.8 mm 2 . The AC power loss of the inductor is reduced by a maximum of 56% using the novel design. The inductor shows a peak efficiency of 91% in ZVS conversion applications, and is the highes… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2013
2013
2018
2018

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 16 publications
0
2
0
Order By: Relevance
“…Therefore, the outer radius of the inductor is selected to be 2.75 mm, which corresponds to an outer diameter of 5.5 mm. The width of the inductor coil (w) is chosen as 30 μm, which is the skin depth of copper at 5 MHz, for suppressing the eddy current loss and proximity effect [8]. The spacing between adjacent turns (s) is designed to be 25 μm for a good mechanical support.…”
Section: A Inductor Designmentioning
confidence: 99%
See 1 more Smart Citation
“…Therefore, the outer radius of the inductor is selected to be 2.75 mm, which corresponds to an outer diameter of 5.5 mm. The width of the inductor coil (w) is chosen as 30 μm, which is the skin depth of copper at 5 MHz, for suppressing the eddy current loss and proximity effect [8]. The spacing between adjacent turns (s) is designed to be 25 μm for a good mechanical support.…”
Section: A Inductor Designmentioning
confidence: 99%
“…SU-8 is chosen for embedding the inductor because it is an insulating material with a low permittivity of 3.2 [10], so the capacitive substrate loss can be significantly reduced compared to the inductor which is embedded in a 10 Ω•cm silicon substrate [6,8,11]. HFSS simulation results in Fig.…”
Section: A Inductor Designmentioning
confidence: 99%