1991
DOI: 10.1109/4.68124
|View full text |Cite
|
Sign up to set email alerts
|

A low-power PLA for a signal processor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

1992
1992
1999
1999

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 3 publications
0
3
0
Order By: Relevance
“…4(a) and 4(b). The component power dissipations are also listed for Po = 150 mW, based on (1) and (3). As anticipated, the principal loss arises from the forward voltage drop across D1 and Q1.…”
Section: Hybrid Led Transmittermentioning
confidence: 99%
See 1 more Smart Citation
“…4(a) and 4(b). The component power dissipations are also listed for Po = 150 mW, based on (1) and (3). As anticipated, the principal loss arises from the forward voltage drop across D1 and Q1.…”
Section: Hybrid Led Transmittermentioning
confidence: 99%
“…One approach to meeting this challenge is to develop techniques that combine power processing with signal processing in the design process. Many digital integrated circuits already incorporate power reduction techniques and power-down operating modes [3]. However, many of the trade-offs in more complex systems are not understood [4].…”
Section: Introductionmentioning
confidence: 99%
“…The style is chosen depending on the timing strategy. For the purposes of high speed, low power (Wang and Jeng 1995) and small area, a dynamic CMOS NOR-NOR PLA is often used (Linz 1991, Blair 1992. Because of the PLA's structure, a new class of fault, known as cross point faults, often occurs.…”
Section: Introductionmentioning
confidence: 99%