1990
DOI: 10.1109/12.57039
|View full text |Cite
|
Sign up to set email alerts
|

A generalized multibit recoding of two's complement binary numbers and its proof with application in multiplier implementations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
29
0

Year Published

1994
1994
2023
2023

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 75 publications
(29 citation statements)
references
References 6 publications
0
29
0
Order By: Relevance
“…Based on the multibit recoding algorithm presented in [6], the equation (2.1.2) of [6] is rewritten in a simpler hardware-friendly form as follows: In this general case, the multiplier Y is divided into n/r slices, each of r+1 bits. Each pair of two contiguous slices has one overlapping bit.…”
Section: Rmrma Based Pidmentioning
confidence: 99%
See 2 more Smart Citations
“…Based on the multibit recoding algorithm presented in [6], the equation (2.1.2) of [6] is rewritten in a simpler hardware-friendly form as follows: In this general case, the multiplier Y is divided into n/r slices, each of r+1 bits. Each pair of two contiguous slices has one overlapping bit.…”
Section: Rmrma Based Pidmentioning
confidence: 99%
“…There is no need to prove equation (4) since it is a combination of equations (3) and modified Booth algorithm (MBA) which were both already proven in [6] and [13], respectively.…”
Section: Rmrma Based Pidmentioning
confidence: 99%
See 1 more Smart Citation
“…The authors of [15], [16] and others mention that the modified Booth technique (s-bit groups overlapped by 1 bit) can be extended to groups of any size. General treatments appear in [17] and [18] in which the criteria to be met by all correct uniform overlapped multiple-bit scanning techniques or generalized multibit recoding techniques are derived.…”
Section: Modified Booth Recodingmentioning
confidence: 99%
“…Theoretically, only the signed multibit recoding multiplication algorithm [7] is capable of a drastic reduction (n/r) of the partial product number, given that r+1 is the number of bits of the multiplier that are simultaneously treated (1≤r≤n). Unfortunately, this algorithm requires the pre-computation of a number of odd multiples of the multiplicand (until (2 r-1 -1).X) that scales linearly with r. The large number of odd multiples not only requires a considerable amount of multiplexers to perform the necessary complex recoding into PPG, but dramatically increases the routing density as well.…”
Section: Index Terms-high-radix Multiplication Low-power Multiplicatmentioning
confidence: 99%