2004
DOI: 10.1109/ted.2004.836648
|View full text |Cite
|
Sign up to set email alerts
|

A 90-nm logic technology featuring strained-silicon

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

2
292
0

Year Published

2010
2010
2024
2024

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 589 publications
(294 citation statements)
references
References 34 publications
2
292
0
Order By: Relevance
“…It has been shown that electron channel mobility in MOSFETs has "historically" decreased from 400 to 300 and 130 cm 2 / V s when migrating from 0.8 to 0.6 and 0.13 m technology nodes, respectively, making it necessary to develop strain silicon technology to keep switching speeds increasing with device size reduction. 3 Without strain technology, the channel mobility in modern MOSFETs would be equal or lower than that in heavily doped silicon ͑100 cm 2 / V s for electrons in N + silicon͒. 4 Recently, a nanowire transistor called the "junctionless transistor" or the "gated resistor" has been introduced.…”
Section: Reduced Electric Field In Junctionless Transistorsmentioning
confidence: 99%
“…It has been shown that electron channel mobility in MOSFETs has "historically" decreased from 400 to 300 and 130 cm 2 / V s when migrating from 0.8 to 0.6 and 0.13 m technology nodes, respectively, making it necessary to develop strain silicon technology to keep switching speeds increasing with device size reduction. 3 Without strain technology, the channel mobility in modern MOSFETs would be equal or lower than that in heavily doped silicon ͑100 cm 2 / V s for electrons in N + silicon͒. 4 Recently, a nanowire transistor called the "junctionless transistor" or the "gated resistor" has been introduced.…”
Section: Reduced Electric Field In Junctionless Transistorsmentioning
confidence: 99%
“…The stress magnitude predicted by simulations of such devices is as high as 600 MPa [4]. This is less than what is obtainable on biaxial strained substrates, where stress magnitudes in excess of 1.4 GPa can be realised, corresponding to strained Si epitaxially grown on a Si 0.8 Ge 0.2 SRB.…”
Section: Self-gain Introductionmentioning
confidence: 81%
“…Uniaxial strain induced by silicon nitride (Si 3 N 4 ) contact etch stop layers and source/drain silicon-germanium (SiGe) selective epitaxial growth have made inroads into industrial CMOS processes [2,3]. The stress magnitude predicted by simulations of such devices is as high as 600 MPa [4].…”
Section: Self-gain Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…1 Numerous studies related to the growth of an epitaxial Si 1-x Ge x have been reported, in attempts to improve the hole mobility of p-channel MOSFETs. [2][3][4][5] The selective epitaxial growth (SEG) process is essential for strain engineering, since Si 1-x Ge x should be grown on a particular area (for example, the S/D region) of a device so that the strain is generated in the channel region. 5 The importance of in-depth research on the SEG process is based on its diversity of applications, which includes strain engineering.…”
Section: Introductionmentioning
confidence: 99%