A 27 MHz programmable bipolar 0.05 degrees equiripple linear-phase lowpass filter

Veirman, G.A. De; Yamasaki, R.G.

doi:10.1109/isscc.1992.200412

Cited by 15 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For these reasons OTA-C filters have become the preferred choice for filtering tasks in mixed-signal ICs. In recent years, several integrated continuous-time filters with high frequency range and low power consumption have been realized successfully and used for read/write channels in hard disk drive systems [2][3][4][5][6][7][8][9]. Most of the filters are based on the cascade structure.…”

Section: Introductionmentioning

confidence: 99%

A 2V 0.25μm CMOS 250MHz Fully-differential Seventh-order Equiripple Linear Phase LF Filter

Hasan

Sun

2005 IEEE International Symposium on Circuits and Systems

View full text Add to dashboard Cite

Abstract-A fully-differential seventh-order 0.05° equiripple linear phase low-pass filter based on multiple loop feedback (MLF) leapfrog (LF) topology is presented for read/write channels. The filter is designed and simulated with the proposed fully balanced, highly linear operational transconductance amplifier (OTA). This OTA contains two complementary differential cross-coupled input pairs and a pair of regulated cascode output in order to achieve both lowdistortion and wide dynamic rang in high-frequency operation. Simulations in 0.25µm CMOS show that the cutoff frequency of the low pass filter without and with gain boost ranges from 50 to 150MHz and 65 to 250MHz respectively, dynamic-range is over 65dB and total harmonic distortion is less than 40dB. The group delay ripple is less than 5% for frequencies up to 1.5 times of the cutoff frequency, and for a 2-volt power supply, the maximum power consumption is 216mW.

show abstract

Section: Introductionmentioning

confidence: 99%

A 2V 0.25μm CMOS 250MHz Fully-differential Seventh-order Equiripple Linear Phase LF Filter

Hasan

Sun

2005 IEEE International Symposium on Circuits and Systems

View full text Add to dashboard Cite

show abstract

Parallelism in analog and digital PRML magnetic disk read channel equalizers

Uehara

Gray

1995

IEEE Trans. Magn.

View full text Add to dashboard Cite

A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels

Laber¹,

Gray

1993

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

A fast parasitic-insensitive continuous-time filter and equalizer integrated circuit that uses an active integrator is described. Circuit techniques for excess-phase cancellation and for setting the corner-frequency of the filter and equalizer are also described. These techniques result in a filter and equalizer chip with performance independent of process, supply, and temperature without employing phase-lock loops. The 20-MHz sixth-order Bessel filter and second-order equalizer operate from 5 V, and generate only 0.24% (-52 dB) of total harmonic distortion when processing 2-VP-P differential output signals. The device is optimized to limit high-frequency noise and to amplitude equalize the data pulses in hard disk read-channel systems. The device supports data rates of up to 36 Mb/s, and is built in a 1.5-~m, 4-GHz BiCMOS technology.

show abstract

A 27 MHz programmable bipolar 0.05 degrees equiripple linear-phase lowpass filter

Cited by 15 publications

References 5 publications

A 2V 0.25μm CMOS 250MHz Fully-differential Seventh-order Equiripple Linear Phase LF Filter

A 2V 0.25μm CMOS 250MHz Fully-differential Seventh-order Equiripple Linear Phase LF Filter

Parallelism in analog and digital PRML magnetic disk read channel equalizers

A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels

Contact Info

Product

Resources

About