2009 IEEE International Electron Devices Meeting (IEDM) 2009
DOI: 10.1109/iedm.2009.5424367
|View full text |Cite
|
Sign up to set email alerts
|

A 25-nm gate-length FinFET transistor module for 32nm node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2010
2010
2020
2020

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 30 publications
(4 citation statements)
references
References 1 publication
0
4
0
Order By: Relevance
“…FinFET parameters have been tuned to have the best I on and I of f fitting in comparison to experimental results. Table 1 shows a validation of TCAD model vs. the results in [20]. Figure 4 shows I-V characteristics of an IGFinFET with L g =25nm PTM model and TCAD model.…”
Section: Validation Of Predicted Modelmentioning
confidence: 95%
See 3 more Smart Citations
“…FinFET parameters have been tuned to have the best I on and I of f fitting in comparison to experimental results. Table 1 shows a validation of TCAD model vs. the results in [20]. Figure 4 shows I-V characteristics of an IGFinFET with L g =25nm PTM model and TCAD model.…”
Section: Validation Of Predicted Modelmentioning
confidence: 95%
“…Because both PTM-CMG and our TCAD model are based on same experimental results [20], the developed module can be used along with two original PTM-MG libraries i.e. Low STandby Power (LSTP) and High Performance (HP) in circuit simulations.…”
Section: Validation Of Predicted Modelmentioning
confidence: 99%
See 2 more Smart Citations