A 16-channel 50MS/s 14bit Pipelined-SAR ADC for Integrated Ultrasound Imaging Systems

Wu, Yimin; Lan, Jingchao; Chen, Min; Ye, Fan; Ren, Junyan

doi:10.1109/apccas50809.2020.9301652

Cited by 6 publications

(2 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The power consumption is 101.5 µW from a 1 V power supply. To achieve the best power and area efficiency, Wu et al [65] presented a 16-channel 14-bit pipelined-SAR ADC for integrated UIS implemented in a 0.18μm process (as shown in Figure 17a). The ADC, designed with complete peripheral circuits including low voltage differential signaling (LVDS), serial peripheral interface (SPI), bandgap, etc., occupies an area of 0.625 mm 2 and achieves a peak SFDR of 85.6 dB, a SNDR of 66.8 dB at 50 MS/s sampling rate.…”

Section: Hybrid Adcmentioning

confidence: 99%

A Survey on Analog-to-Digital Converter Integrated Circuits for Miniaturized High Resolution Ultrasonic Imaging System

et al. 2022

View full text Add to dashboard Cite

As traditional ultrasonic imaging systems (UIS) are expensive, bulky, and power-consuming, miniaturized and portable UIS have been developed and widely utilized in the biomedical field. The performance of integrated circuits (ICs) in portable UIS obviously affects the effectiveness and quality of ultrasonic imaging. In the ICs for UIS, the analog-to-digital converter (ADC) is used to complete the conversion of the analog echo signal received by the analog front end into digital for further processing by a digital signal processing (DSP) or microcontroller unit (MCU). The accuracy and speed of the ADC determine the precision and efficiency of UIS. Therefore, it is necessary to systematically review and summarize the characteristics of different types of ADCs for UIS, which can provide valuable guidance to design and fabricate high-performance ADC for miniaturized high resolution UIS. In this paper, the architecture and performance of ADC for UIS, including successive approximation register (SAR) ADC, sigma-delta (Σ-∆) ADC, pipelined ADC, and hybrid ADC, have been systematically introduced. In addition, comparisons and discussions of different types of ADCs are presented. Finally, this paper is summarized, and presents the challenges and prospects of ADC ICs for miniaturized high resolution UIS.

show abstract

Section: Hybrid Adcmentioning

confidence: 99%

A Survey on Analog-to-Digital Converter Integrated Circuits for Miniaturized High Resolution Ultrasonic Imaging System

et al. 2022

View full text Add to dashboard Cite

show abstract

“…For a three-stage architecture in (b), the sharing scheme maximizes the efficiency with one op-amp and only two references are shared between stages. A detailed comparison of area and power consumption[29,30] of these pipelined-SAR ADCs is made in the following sections.…”

mentioning

confidence: 99%

A Calibration-Free, 16-Channel, 50-MS/s, 14-Bit, Pipelined-SAR ADC with Reference/Op-Amp Sharing and Optimized Stage Resolution Distribution

Ren

2022

Electronics

Self Cite

View full text Add to dashboard Cite

This paper presents a calibration-free, 16-channel, 14-bit, 50-MS/s, pipelined successive approximation register (pipelined-SAR) analog-to-digital converter (ADC) for ultrasound imaging systems. A reference sharing scheme with reduced buffers is proposed to improve area-and-power efficiency, which is essential for multi-channel systems. Based on this, a three-stage, pipelined-SAR ADC architecture with reference/op-amp sharing and optimized stage resolution distribution is proposed. The prototype ADC is designed in a 0.18-μm process with peripheral circuits integrated, including low-voltage differential signaling (LVDS), bandgap, etc. It achieves a robust and calibration-free performance with 68.25-dB signal to noise and distortion ratio (SNDR) and 82.19-dB spurious-free dynamic range (SFDR), translating into a competitive figure of merit (FoM) of 0.47 pJ/conversion-step among other high-resolution ADCs used in ultrasound applications.

show abstract

A 2.28mW 100 MS/s 10-bit ping-pong configuration SAR-assisted pipeline ADC

Mosalmani,

Zahedi Qomi,

Shoaei

2023

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

A 16-channel 50MS/s 14bit Pipelined-SAR ADC for Integrated Ultrasound Imaging Systems

Cited by 6 publications

References 4 publications

A Survey on Analog-to-Digital Converter Integrated Circuits for Miniaturized High Resolution Ultrasonic Imaging System

A Survey on Analog-to-Digital Converter Integrated Circuits for Miniaturized High Resolution Ultrasonic Imaging System

A Calibration-Free, 16-Channel, 50-MS/s, 14-Bit, Pipelined-SAR ADC with Reference/Op-Amp Sharing and Optimized Stage Resolution Distribution

A 2.28mW 100 MS/s 10-bit ping-pong configuration SAR-assisted pipeline ADC

Contact Info

Product

Resources

About