2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)
DOI: 10.1109/vlsit.2000.852777
|View full text |Cite
|
Sign up to set email alerts
|

A 0.135 μm/sup 2/ 6F/sup 2/ trench-sidewall vertical device cell for 4 Gb/16 Gb DRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…The greater difficulty of device miniaturization and the increasing cost of fabrication in the 0.1-m era lead, however, to a requirement for new memory cells which are smaller than . A trench-capacitor folded-bitline cell has recently been proposed [5]. However, it requires a vertical transistor along with an additional tight-pitch layer for its vertically folded bitline arrangement.…”
Section: Introductionmentioning
confidence: 99%
“…The greater difficulty of device miniaturization and the increasing cost of fabrication in the 0.1-m era lead, however, to a requirement for new memory cells which are smaller than . A trench-capacitor folded-bitline cell has recently been proposed [5]. However, it requires a vertical transistor along with an additional tight-pitch layer for its vertically folded bitline arrangement.…”
Section: Introductionmentioning
confidence: 99%