A 16-phases low jitter delay locked loop, DLL, based on a simple phase detector is proposed in 0.35µm CMOS process. Moreover, a sensitive phase detector is introduced which detects small phase differences of input and generated clock signals. High sensitivity, besides the simplicity reduces the dead zone of the phase detector and yields a better clock jitter, consequently. A new strategy of common mode level setting is proposed for differential delay elements which no longer introduce extra parasitics on output nodes. Also, the input differential clock is carefully transferred inside the chip to considerably reduce the noise effect of power supply. PostLayout simulation results confirm the RMS jitter of about 6.7ps at 20MHz and 2ps at 100MHz input clock frequency when the 3.3v power supply is subject to 75mv peak-to-peak noise. Total power consumption reaches from 7.5mW to 16.5mW when the operating frequency increases from 20MHz to 100MHz.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.