Implementation of basic ternary logic gates is more complex than binary gates in quantum-dot cellular automata (QCA) technology. Several models have been presented for designing ternary logic gates. Most of these models are different solutions and are based on manual calculations. It seems that no simulation tool for designing ternary QCA (tQCA) logic gates has been presented. Unlike previous works, this study is an attempt to introduce an alternative model and the related software for tQCA logic gates. Prominent basic ternary logic gates-such as Min gate, Max gate and inverter-are proposed and simulated in the newly designed TQCAsim software which is an accurate simulation and design tool and is based on the algorithm proposed in this study. Unlike QCA designer software, which has been designed for binary QCA, TQCAsim is designed exclusively for tQCA. Thus, this software can be used to verify and implement the proposed tQCA gates and even earlier designs. 8 Appendix See Fig. 10 overleaf.
Aims: This paper describes a fast-lock, low-power, low-jitter and good duty-cycle correction capability delay locked loop with double edge synchronization which is mainly used in clock alignment process. A clock aligner's task is to phase-align a chip internal clock with a reference clock. The main advantage of delay locked loop rather than phase locked loop is related to good jitter performance of it. Double edge synchronization method leads to more power consumption and it can increase rms and peak-to-peak jitter therefore, in this work rms jitter, peak-to-peak jitter and power consumption are implemented to understand if this statement is always true or not. So, this case became one of our aims. Study Design: Double edge synchronization delay locked loop. Place and Duration of Study: Department of Electrical Engineering (Islamic Azad University, Central Tehran Branch), between February 2012 and September 2012.Methodology: Comparing with single edge synchronization delay locked loops, double edge synchronization method has its own advantages and disadvantages. Using two phase frequency detectors, two charge pumps and two loop filters in double edge delay locked loops, increases the jitter and power consumption. In this paper, to overcome these challenges for the introduced delay locked loop circuit, proper blocks with suitable characteristic for each MOSFET were used which took a lot of time to find ones with the help of HSPICE simulator. Results: All the simulation results are based on 0.18μm CMOS technology with 1.8V
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.