In this paper we present the design of an ultra low power analog four quadrant multiplier based on second generation current conveyor(CCII).The main attractive feature of the proposed multiplier is that it is based on dynamic threshold MOS transistor (DTMOS).Due to use of DTMOS, the power consumption of proposed multiplier has been reduced by 99.92 percentage as compared to its conventional version. On the other hand, the proposed multiplier is able to operate at a frequency of 2.19MHz and hence suitable for low frequency signal processing such as biomedical application. Multiplier circuit consists of two CCIIs and two NMOS transistors. The design of DTMOS based CCII is such that it works in sub threshold region leading to an ultra low power design. 3dB bandwidth of the multiplier is 2.19Mhz.The multiplier is designed in .18um CMOS TSMC of MOSIS and operates at a low voltage supply of 0.4V. Simulation results confirm the validity of the proposed concept.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.