Power consumption is the bottleneck of system performance. Power reduction has become an important issue in digital circuit design, especially for high performance portable devices (such as cell phones, PDAs, etc.). Many power reduction techniques have also been proposed from the system level down to the circuit level. High-speed computation has thus become the expected norm from the average user, instead of being the province of the few with access to a powerful mainframe. Power must be added to the portable unit, even when power is available in non-portable applications, the issue of low-power design is becoming critical. Thus, it is evident that methodologies for the design of high-throughput, low-power digital systems are needed. Techniques for low-power operation are shown in this paper, which use the lowest possible supply voltage coupled with architectural, logic style, circuit, and technology optimizations. The threshold voltages of the MTCMOS devices for both low and high Vth are constructed as the low threshold Vth is approximately 150 -200 mv whereas the high threshold Vth is managed by varying the thickness of the oxide Tox. Hence we are using different threshold voltages with minimum voltages and hence considered this project as ultra-low power designing.
Summary
An ultra‐low voltage, low power bulk‐driven voltage follower (VF) is proposed in this paper. Further, it is exploited to design a fourth‐order low‐pass filter (LPF) for electrocardiogram (ECG) signal processing. The filter is designed in UMC 180‐nm CMOS technology and operates with an ultra‐low supply voltage of 0.3 V. It consumes an extremely low power of 2.4 nW for a cutoff frequency of 100 Hz. Results of post‐layout simulation show that the proposed filter provides a dynamic range (DR) of 51.6 dB even from a 0.3‐V supply voltage. The filter achieves a Figure‐of‐merit (FoM) of 4.7 × 10−15, which is better than many designs listed in the literature.
This project presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flip-flops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gated-clock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-driver-tree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power. And also, we are presenting less area over head in this project by using FIFO (First In First Out) technique. FIFO is a technique, which is having the capability to store the DATA with out any write operation and retrieving the DATA without any read operation.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.