As the speed of CMOS serial-links continues to improve, the achievable data bandwidth is limited by the off-chip environment such as wire losses in backplane traces and package parasitics. In such environments, well-known digital communication techniques such as coding, equalization, and multi-level signaling need to be employed to continue the increase of the serial-link data rates. Although increased digital processing capabilities allow the use of these techniques, the lack of available multi-bit ADCs has primarily limited their use. To achieve multi-bit data conversion at the signal Nyquist rate, a receiver architecture that decomposes the received wideband signal into multiple frequency subbands before digitizing at a much reduced frequency is designed and fabricated in 0.25µm CMOS process. This frequency-channelized receiver samples at an effective sampling frequency of 12.5GS/s with 3b resolution and requires no initial ADC offset compensation. The chip occupies 4.0mm 2 while consuming 1W at 2.5V supply. The functionality of the proposed receiver is demonstrated by correctly operating at 10Gsymbols/s in a channel with significant ISI.Existing multi-bit receiver architectures operate by time-interleaving parallel ADCs with each operating at a fraction of the symbol frequency [1]. A fundamental problem of such parallel architecture is the mismatches among the demultiplexing channels, which are especially pronounced when operating at high data rates, as small transistors with corresponding small input capacitance are employed to meet the bandwidth requirements. Another drawback is the high sensitivity to sampling jitter caused by the large amounts of aliasing of the wideband input signal.Instead of channelizing by time-interleaving ADCs, the received signal can be channelized into multiple frequency subbands with an ADC in each subband channel operating at a fraction of the effective sampling frequency [2]. An important advantage of channelizing in the frequency domain, instead of in the time domain, is that the digitized signal becomes less sensitive to channel mismatches and sampling jitter. Intuitively, this robustness results because the narrower signal bandwidth in each subband channel reduces the amount of aliasing caused by channel mismatches and sampling jitter. Another important advantage is that it obviates the need to generate accurately spaced clocks, which may become problematic as technology scales.The proposed frequency-channelized receiver is shown in Fig. 18.5.1(a). The received signal is channelized into three subbands by employing two quadrature mixers and low-pass filters. Figure 18.5.1(b) shows the relationship between the signal bandwidth and the local oscillator frequencies. To further relax the ADC sampling requirements, the channelized subbands are sampled by time-interleaving two 3b ADCs, each operating at 1.25GS/s. A total of 10 ADCs are employed to achieve an effective sampling frequency of 12.5GS/s.In the second and third subband channels, quadrature mixing is achieved by using ...
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.