The swing at the output of the driver is determined by This paper describes a low-power self-terminated the attenuation of the channel and the sensitivity of the transmitter. A novel architecture is proposed to perform receiver. In this design the target sensitivity of the receiver is impedance matching and channel equalization with low <35mV. The pre-distortion design handles 14dB loss of 6.5 power consumption. The test chip is fabricated using 0.18-pm meters of RG55 or 80 centimeters of FR-4 20 mils PCB at digital CMOS process with 1.8-V supply. The transmitter 1.8GHz. operates at 3.6Gbps and consumes 9.66mW. The total NMOS devices are used for both pull-up and pull-down transmitter area is 0.072 mm2.to minimize device size and capacitance. The source Abstract This paper describes a 3.6-Gbps 27-mW transceiver for chip-to-chip applications. A novel data receiving and timing recovery technique are presented with very low power penalties while maintaining high signal integrity. The input comparator filters noise with built-in bandwidth control and digital offset compensation while consuming 300uW. Static phase offset introduced onto the charge-pump permits phase recovery with no additional power. The entire design occupies 0.2mmz in a 0.18-um 1.8-V CMOS technology.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.