Instruction window size is an important design parameter for man), modern processors. Large instruction windows offer the potential advantage of exposing.~large amounts of instruction level parallelism. Unfortunately/. naively scaling conventional window designs can significantly degrade clock cycle time, undermining the benefits of increased parallelism.This paper presents a new instruction:window design targeted at achieving the latency tolerance'of:large windows with the clock cycle time of small windows: The key observation is that instructions dependent ~ on a qong latency operation (e.g., cache miss) cannot execute until that source operation completes. These instructions are moved out of the conventional, small, issue queue to a much larger waiting instruction buffer (WIB). When the long latency operation completes, the instructions are reinserted into the issue queue. In this paper, we focus specifically on load cache misses and their dependent instructions. Simulations reveal that, for an 8-way processor, a 2K-entry WIB with a 32-entry issue queue can achieve speedups of 20%, 84%, and 50% over a conventional 32-entry issue queue for a subset of the SPEC CINT2000, SPEC CFP2000, and Olden benchmarks, respectively.

No abstract

No abstract

No abstract

KOPPANALIL, JINSON JOSEPH