In this paper, a VHDL synthesizable model for AutoLogic IT is developed for an unpipelined version of the 32-bit DLX RISC processor, called DLXS. The VNDL RTL model is synthesized, optimized, simulated, and laid out using Mentor Graphics EDA tools. The designed ASIC is based on the CMOSN standard cell library-with 0 . 8~ technology. The processor clock frequency is 33 MHz and the chip area is 8.7x9.2 mm'.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.