Aluminum bond pads on semiconductor chips play an important role in chips functionality and reliability. Bond pad peeling during wire bonding process results in yield reduction. The failure mechanisms of the peeling must be identified so that potential reliability problem of poor bond pad adhesion can be avoided. In this work, FIB, SEM, EDX, and AFM are used to identify the root causes of the peeling. The possible root causes are found to be the presence of an extra layer of thickness of 0.14 m and the poly-silicon surface roughness asperity due to prolonged BOE etching time.
Articles you may be interested inSelf-aligned silicides for Ohmic contacts in complementary metal-oxide-semiconductor technology: TiSi 2 , CoSi 2 , and NiSi J. Vac. Sci. Technol. A 22, 1361 (2004); 10.1116/1.1688364 Low-temperature formation of highly reliable silicon-nitride gate dielectrics with suppressed soft-breakdown phenomena for advanced complementary metal-oxide-semiconductor technology Chemical mechanical polishing of shallow trench isolation using the ceria-based high selectivity slurry for sub-0.18 μm complementary metal-oxide-semiconductor fabrication J. Vac. Sci. Technol. B 20, 918 (2002); 10.1116/1.1475984 Soft-breakdown-suppressed ultrathin atomic-layer-deposited silicon-nitride/SiO 2 stack gate dielectrics for advanced complementary metal-oxide-semiconductor technology Germanium etching in high density plasmas for 0.18 μm complementary metal-oxide-semiconductor gate patterning applications
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.