In this paper, a quantitative evaluation of mask quality in the domain of 2-D pattern fidelity and a method of assessing the OPC model effectiveness are investigated. The spirit of our algorithm is to characterize the wafer lithographic performances of both the real physical mask and the ideal OPCed layout mask that the physical mask is based on. To acquire these performances, we adopted a CD-SEM image process technique for transforming an actual SEM mask image into a simulation-friendly format like GDSII together with the methods to correctly handle the image transformation and interpret the simulation results. Finally, the images, such as the simulated aerial images, the simulated or observed resist top views, are superposed for comparison using logic operation.
In the IC industry the mask cost and cycle time have increased dramatically since the chip design has become more complex and the required mask specification, tighter. The lithography technology has been driven to 65-nm node and 90-nm product will be manufacturing in 2004, according to ITRS's roadmap. However, the optical exposure tools do not extend to a shorter wavelength as the critical dimension (CD) shrinks. In such sub-wavelength technology generation, the mask error factor (MEF) is normally higher. Higher MEF means that tighter mask specification is required to sustain the lithography performance. The tighter mask specification will impact both mask processing complexity and cost. The mask is no longer a low-cost process. In addition, the number of wafers printed from each mask set is trending down, resulting in a huge investment to tape out a new circuit. Higher cost discourages circuit shrinking, thus, prohibits commercialization of new technology nodes.How to reduce the mask cost and cycle time? Robust mask processes will play a crucial role but it is an extreme challenge for the mask-processing people. For example, the blank mask provided by the vender has been coated with the resist. Each batch of blank masks needs to find an optimal dose to meet the rigorous CD specification, since these coating blanks are sent out to the mask house in different periods and through different transportation conditions. The cycle time and the data size also increase drastically when higher transistor density is demanded and smaller pattern jags are created by the aggressive OPC. The vacuum, heating and fogging effects will worsen the process control of the e-beam writer due to a long writing time. The well-controlled transmission and phase shift changes after the cleaning process also become crucial, when an Att-PSM consisting of lines and spaces is fabricated. Dry cleaning may be one possible solution. The mask cost contributed from the defect inspection process has risen significantly, since the price of next generation tool increased but the throughput decreased. After the implementation of model-based OPC, the circuit layout is full of small jig and jag patterns making the failure rate of defect repair higher. In order to reduce cycle time and mask cost, the optimization of both OPC Downloaded From: http://proceedings.spiedigitallibrary.org/ on 06/21/2016 Terms of Use: http://spiedigitallibrary.org/ss/TermsOfUse.aspx algorithm and circuit design needs the closer cooperation between designers, wafer process engineers and mask makers. A close linking of wafer processing, mask making, and OPC as found in captive mask houses is becoming indispensable.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.