Scaling of metal-oxide-semiconductor (MOS) transistors to smaller dimensions has been a key driving force in the IC industry. As we approach the sub-quarter micron regime, a whole new set of problems regarding the device performance arises. One of the major concerns is the high gate leakage current. To address this problem, a lot of effort has been concentrated on the use of the so-called "high-K dielectrics" as gate insulators. However, the implications of using these materials on the electrical performance of MOS devices need to be studied. This work is an effort towards the same. There has also been a lot of discussion about the trade-offs related to the use of retrograde channel profiles in deep sub-micron transistors. It is also shown in this work that a retrograde profile can be optimized to have an advantage over uniform doping.
An effective yield ramp methodology is demonstrated using Fail Signature Detection Algorithm (FSDA). Wafers with similar yield spatial patterns are grouped together to find stronger correlations to equipment data. Many signals that would have been missed otherwise were found leading to significant yield improvement.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.