1996
DOI: 10.1063/1.117418
|View full text |Cite
|
Sign up to set email alerts
|

Voltage shift and deformation in the hysteresis loop of Pb(Zr,Ti)O3 thin film by defects

Abstract: Voltage shift and deformation in the hysteresis loop of Pb(Zr,Ti)O3 (PZT) capacitors have been studied by varying the annealing temperature after patterning the top sputter-deposited Pt electrode using reactive ion etch (RIE) with Ar gas. It was observed that the hysteresis loop of the film was seriously deformed by both sputtering and RIE induced defects. Voltage shift and polarization suppression can be explained by the charge trapping at electrode interfaces and at defect levels in the film, respectively. S… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

2
48
0

Year Published

1999
1999
2023
2023

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 79 publications
(50 citation statements)
references
References 0 publications
2
48
0
Order By: Relevance
“…Possible origins have been suggested, such as oxygen vacancies, [12][13][14][15] lattice mismatch, 16 dopant, and illumination, 17 although it may very well be due to trapped charge carriers in the sample. 12,[18][19][20][21] Similar horizontal shift phenomenon has also been observed in the measurement of bias-field-dependent dielectricity. 2,3 This is probably due to the same mechanisms as that observed in conventional hysteresis measurement.…”
Section: Introductionsupporting
confidence: 51%
See 1 more Smart Citation
“…Possible origins have been suggested, such as oxygen vacancies, [12][13][14][15] lattice mismatch, 16 dopant, and illumination, 17 although it may very well be due to trapped charge carriers in the sample. 12,[18][19][20][21] Similar horizontal shift phenomenon has also been observed in the measurement of bias-field-dependent dielectricity. 2,3 This is probably due to the same mechanisms as that observed in conventional hysteresis measurement.…”
Section: Introductionsupporting
confidence: 51%
“…We assume a small nonferroelectric region ͑or dead layer͒ is formed at the ferroelectric film sample-electrode interface. 5 12,[18][19][20][21] which is not necessarily uniform across the dead layer of the sample. In this work, we adopt a multilayered structure to model this configuration for thin films.…”
Section: Multilayer Model For Thin Ferroelectric Filmsmentioning
confidence: 99%
“…A most notable phenomenon is the large voltage offset along the horizontal ͑electric field͒ axis found in the hysteresis loop measurements. [1][2][3][4][5][6][7][8][9][10][11] The result is a deformed hysteresis loop with asymmetric switching. 6 Many researchers attributed the shift effect to the internal field caused by trapped charge carriers.…”
mentioning
confidence: 99%
“…The precursor with a Zr/Ti ratio 52/48 and 10% excess Pb was purchased from the Mitsubish Materials Co. After depositing the top Pt electrode at a thickness of 200 nm, PZT and Pt films were dry etched by means of a Tegal® 6540 dry etcher using a gas mixture of Ar-Cl 2 -CF 4 . The size of the patterned capacitors was 100ϫ100 m 2 .…”
Section: Methodsmentioning
confidence: 99%
“…[1][2][3] Despite the large amount of effort in this field, several issues still remain to be solved for the integration of ferroelectric capacitor modules with standard silicon technology. [4][5][6][7][8][9][10][11] The major issues under current investigation are plasma damage, hydrogen-induced damage, and conductive diffusion barriers. Thus, considerable effort has been made to minimize plasma damage in connection with the undesirable effects of damaged layers.…”
Section: Introductionmentioning
confidence: 99%