Ultralow-voltage design and technology of silicon-on-thin-buried-oxide (SOTB) CMOS for highly energy efficient electronics in IoT era

Kamohara, S.; Sugii, Nobuyuki; Yamamoto, Y.; Makiyama, Hideki; Yamashita, T.; Hasegawa, Tetsuya; Okanishi, Shinobu; Yanagita, Hiroshi; Kadoshima, Masaru; Maekawa, Kazuyuki; Mitani, Hitoshi; Yamagata, Y.; Oda, H.; Yamaguchi, Yasuo; Ishibashi, Koji; Amano, Hideharu; Usami, Kimiyoshi; Kobayashi, Kazutoshi; Mizutani, Tomoko; Hiramoto, Toshiro

doi:10.1109/vlsit.2014.6894413

Cited by 12 publications

(6 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Beside this result on FPGA, these designs are synthesized on 65 nm SOTB technology. Silicon-On-Thin-Buried-Oxide (SOTB) CMOS is a SOI device for low power electronics due to its back-bias control and small variability [13]. The comparison between ACor_16, ACor_8, and ACor_4 on 65 nm SOTB technology, synthesized results after Placement and Routing step, are shown in Tab.…”

Section: Resultsmentioning

confidence: 99%

Design of a High-Speed High-Accuracy 2048-Point FFT Using Single-Precision Floating-Point Adaptive Cordic on Fpga

2018

JST

View full text Add to dashboard Cite

In this paper, hardware design of a Fast Fourier Transform (FFT) core using Single-precision Floating-point Adaptive CORDIC is implemented on Altera Stratix IV FPGA. With FFT implementation, CORDIC is utilized for reducing the speed drawback of complex multiplication and the adaptive algorithm is proposed to decrease the iterations of conventional CORDIC. The experimental results of Adaptive CORDIC and 2048-point Radix-2 Multi-path Delay Commutator FFT designs are built and verified based on three kinds of Look-up Table that cost 16, 8 and 4 constant angles. As experimental results, there is a resource equivalence while it has a trade-off between speed performance and accuracy. In comparison, an adaptive CORDIC core based on Look-up Table of 16 constant angles, and 2048-point Radix-2 Multi-path Delay Commutator Fast Fourier Transform based on Adaptive CORDIC using Look-up Table of 16 constant angles are well responding to resource optimization, high-speed performance and high-accuracy of computations.

show abstract

Section: Resultsmentioning

confidence: 99%

Design of a High-Speed High-Accuracy 2048-Point FFT Using Single-Precision Floating-Point Adaptive Cordic on Fpga

2018

JST

View full text Add to dashboard Cite

show abstract

“…The proposed voltage converter is fabricated in the 65 nm SOTB process [10]. Note that the proposed circuit techniques are not limited to the SOTB process and are effective for standard CMOS process technologies in which ultra-low or zero VTH transistor is available.…”

Section: Measurement Resultsmentioning

confidence: 99%

Fully Integrated, 100-mV Minimum Input Voltage Converter With Gate-Boosted Charge Pump Kick-Started by LC Oscillator for Energy Harvesting

Fuketa

O’uchi

Matsukawa

2017

IEEE Trans. Circuits Syst. II

View full text Add to dashboard Cite

A fully integrated step-up DC-DC converter for energy harvesting applications is presented. A minimum startup voltage of 100 mV is achieved by the startup mechanism based on an LC oscillator (LCO). Conventional voltage converters with the LCO-based startup mechanism provide a significantly low conversion efficiency of around 1%. To overcome this drawback, the following two circuit techniques are proposed in this brief: 1) a gate-boosted charge pump and 2) an LCO deactivation. The proposed voltage converter is fabricated in the 65nm silicon on thin buried oxide (SOTB) process. The measurement results show that when the input voltage is 100 mV, the proposed converter can provide an output of 760 mV at a conversion efficiency of 33%, which is the highest efficiency compared with the conventional fully integrated voltage converters.

show abstract

“…In fact, several groups are actively pursuing implementations at larger dimensions. A low-cost implementation at 65 nm has been already demonstrated and is ready for foundry offering [78]. One can imagine a process shrink of this technology to 55 nm or 45/40 nm to further reduce the die cost.…”

Section: Fdsoi Scalability and Global Landscapementioning

confidence: 99%

Fully depleted SOI (FDSOI) technology

Cheng¹,

Khakifirooz

2016

Sci. China Inf. Sci.

View full text Add to dashboard Cite

show abstract

Ultralow-voltage design and technology of silicon-on-thin-buried-oxide (SOTB) CMOS for highly energy efficient electronics in IoT era

Cited by 12 publications

References 2 publications

Design of a High-Speed High-Accuracy 2048-Point FFT Using Single-Precision Floating-Point Adaptive Cordic on Fpga

Design of a High-Speed High-Accuracy 2048-Point FFT Using Single-Precision Floating-Point Adaptive Cordic on Fpga

Fully Integrated, 100-mV Minimum Input Voltage Converter With Gate-Boosted Charge Pump Kick-Started by LC Oscillator for Energy Harvesting

Fully depleted SOI (FDSOI) technology

Contact Info

Product

Resources

About