2018
DOI: 10.1109/tii.2018.2796068
|View full text |Cite
|
Sign up to set email alerts
|

Time- and Frequency-Domain Fault Detection in a VSC-Interfaced Experimental DC Test System

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
31
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
7
3

Relationship

0
10

Authors

Journals

citations
Cited by 83 publications
(34 citation statements)
references
References 21 publications
0
31
0
Order By: Relevance
“…According to the sampling frequency used in all cases (100 kHz), each sample takes 10 µs. Based on the results given in Section 5, the most delayed case takes less than 100 µs, which proves that the proposed method is faster than a majority of the proposed algorithms in literature [36][37][38]. According to the sensitivity analysis, the proposed scheme gives accurate and selective results for faults very close or far from the measurement location.…”
Section: Discussionmentioning
confidence: 69%
“…According to the sampling frequency used in all cases (100 kHz), each sample takes 10 µs. Based on the results given in Section 5, the most delayed case takes less than 100 µs, which proves that the proposed method is faster than a majority of the proposed algorithms in literature [36][37][38]. According to the sensitivity analysis, the proposed scheme gives accurate and selective results for faults very close or far from the measurement location.…”
Section: Discussionmentioning
confidence: 69%
“…Another use of wavelet analysis can be found, for example, in [18][19][20]. Yeap et al [21] and Sejdić et al [22] summarise some of the advantages and disadvantages of the FFT and WT methods. It is demonstrated that FFT is fast, simple for implementation, accurate, and suitable for embedded systems, while its constant window width is the main disadvantage.…”
Section: Signal Analysis and Anomaly Detection Methodsmentioning
confidence: 99%
“…t 1 -t 2 : Before S 1 opening, the H-SFCL is in current limiting stage I which produces a transient current limiting impedance for initial impulse current. The delay time of S 1 should be within 2 ms consisting of 1 ms fault detection time [52], 0.5 ms communication delay [16] and hundreds of microseconds action delay [46]. t 1 -t 5 : The H-SFCL is in current limiting stage II, which produces a steady current limiting impedance, limiting continuous fault current during the whole breaking process of the H-DCCB.…”
Section: Action Sequence Of H-sfcl and H-dccbmentioning
confidence: 99%