2008
DOI: 10.1587/elex.5.624
|View full text |Cite
|
Sign up to set email alerts
|

The design of high holding voltage SCR for whole-chip ESD protection

Abstract: Abstract:In this paper, we have investigated the electrical characteristics of Silicon Controlled Rectifier (SCR)-based ESD power clamp circuit with high holding voltage for whole-chip ESD protection. The proposed ESD power clamp circuit (HHVSCR: High Holding Voltage SCR) has different well (n/p-well) length (3/7 µm -8/2 µm) and p-drift (p+) length (8 µm -16 µm). The measurement results indicate that dimension of n/p-well and p-drift has a great effect on holding voltage (2 V-5 V) and a little effect on the tr… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
3

Relationship

3
0

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…Additionally, the measurement results of the LDO regulator were measured using an oscilloscope, a DC power source, and a DC electronic load. The proposed LDO regulator can provide ESD immunity against ESD events by placing I/O clamp and power clamp on the VOUT-VSS and VDD-VSS lines, respectively [22]. In this paper, the ESD protection circuit-embedded case and the diode-embedded case were divided into measurements.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…Additionally, the measurement results of the LDO regulator were measured using an oscilloscope, a DC power source, and a DC electronic load. The proposed LDO regulator can provide ESD immunity against ESD events by placing I/O clamp and power clamp on the VOUT-VSS and VDD-VSS lines, respectively [22]. In this paper, the ESD protection circuit-embedded case and the diode-embedded case were divided into measurements.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…The LVTSCR ESD protection structure has improved electrical properties to effectively prevent ESD surge at a low voltage. The proposed LDO regulator has built in an LVTSCR-based ESD protection circuit to secure the high reliability of the IC circuit [18][19][20][21][22][23][24]. The proposed LDO regulator using the current driving buffer structure was secured reliably by applying ESD surge to POWER CLAMP and I/O CLAMP, and then the output voltage was verified.…”
Section: Introductionmentioning
confidence: 99%