International Symposium on Low Power Electronics and Design (ISLPED) 2013
DOI: 10.1109/islped.2013.6629301
|View full text |Cite
|
Sign up to set email alerts
|

TFET-based cellular neural network architectures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
10
0

Year Published

2014
2014
2022
2022

Publication Types

Select...
6
2

Relationship

1
7

Authors

Journals

citations
Cited by 24 publications
(12 citation statements)
references
References 18 publications
0
10
0
Order By: Relevance
“…These characteristics have strong impacts on the circuit and system designs, which require certain modifications of the circuit topologies (e.g., TFET SRAMs, pass-transistor logic, etc., [14]) to ensure their operations and performance benefits. Some of the characteristics, such as gated NDR, have been further explored to achieve more functionality in system designs [29].…”
Section: A the Tfet Technology For Analog/rf Applicationsmentioning
confidence: 99%
“…These characteristics have strong impacts on the circuit and system designs, which require certain modifications of the circuit topologies (e.g., TFET SRAMs, pass-transistor logic, etc., [14]) to ensure their operations and performance benefits. Some of the characteristics, such as gated NDR, have been further explored to achieve more functionality in system designs [29].…”
Section: A the Tfet Technology For Analog/rf Applicationsmentioning
confidence: 99%
“…The progress in TFET modeling for circuit simulation has enabled the circuit-level and architecture-level explorations of the energy efficiency benefits of TFETs, such as TFET digital and analog circuits [16][17][18][19], TFET-CMOS heterogonous architecture [20] as well as the TFET standard cell library development [21].…”
Section: B Tunnel Fet Modeling For Circuit Simulationmentioning
confidence: 99%
“…Based on the device models, various circuit designs using steep slope TFETs have been explored for ultra-low power digital and analog/RF applications [14,16,19,26] by taking advantage of the steep sub-threshold slope-induced energy efficiency benefits that these devices provide. Studies of TFET electrical noise modeling [17] and variation impacts [1,19] provide more insights for design tradeoffs between energy efficiency and reliability.…”
Section: From Device To Processor: Bottom-up Modeling Of Steep Slope mentioning
confidence: 99%