2015 10th International Design &Amp; Test Symposium (IDT) 2015
DOI: 10.1109/idt.2015.7396746
|View full text |Cite
|
Sign up to set email alerts
|

Testing of 3D IC with minimum power using genetic algorithm

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…Power droops induce clock stretching which may lead to a good chip incorrectly failing a timing test [18]. Therefore, power-aware test strategies are very much needed for efficient test power management and many researchers have worked on this issue [16][17][18][19][20][21][22][23][24][25][26][27]. In this paper, we address this issue.…”
Section: Introductionmentioning
confidence: 99%
“…Power droops induce clock stretching which may lead to a good chip incorrectly failing a timing test [18]. Therefore, power-aware test strategies are very much needed for efficient test power management and many researchers have worked on this issue [16][17][18][19][20][21][22][23][24][25][26][27]. In this paper, we address this issue.…”
Section: Introductionmentioning
confidence: 99%