13th Asian Test Symposium
DOI: 10.1109/ats.2004.84
|View full text |Cite
|
Sign up to set email alerts
|

Testing for Missing-Gate Faults in Reversible Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
64
0

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 91 publications
(64 citation statements)
references
References 6 publications
0
64
0
Order By: Relevance
“…Punishment for flouting of the restriction was death. 7 Roy, Taiwan: A Political History, pp [15][16][17] Dutch rule was begun with the defeat of Spanish forces on Taiwan near modern day Tamsui in 1644. Dutch East Indies Company troops would be garrisoned at present day Tainan at the Casteel Zeelandia abutting the city's harbor.…”
Section: Abramson Gunnarmentioning
confidence: 99%
See 2 more Smart Citations
“…Punishment for flouting of the restriction was death. 7 Roy, Taiwan: A Political History, pp [15][16][17] Dutch rule was begun with the defeat of Spanish forces on Taiwan near modern day Tamsui in 1644. Dutch East Indies Company troops would be garrisoned at present day Tainan at the Casteel Zeelandia abutting the city's harbor.…”
Section: Abramson Gunnarmentioning
confidence: 99%
“…The eigenvalues of a fault impacting the phase of a qubit will rotate the phase based on the eigenvalues of the fault. The interesting fault model of gate removal originates from Hayes et al who applied it to remove entire gates such as Toffoli gates in reversible circuits [16]. We believe however that this model is more adequate to single pulses and not gates composed of many pulses.…”
Section: Modelling Errorsmentioning
confidence: 99%
See 1 more Smart Citation
“…In [44], all of the Toffoli gates are replaced by extended Toffoli gates, and two sets of CNOT gates and one additional parity line are added to the original circuit to achieve online testability for single line faults. In [45], a DFT-(design for testability-) based offline approach is proposed for detecting single missing gate faults. In [46], an online fault detection approach is proposed for detecting single missing gate faults.…”
Section: Related Work On Testing Of Reversible Combinationalmentioning
confidence: 99%
“…A major goal is thereby to keep the size of the testset as small as possible. First approaches follow thereby a greedy and branch-andbound scheme [18] or applied ILP formulations [19]. ATPG approaches that can handle large circuits make use of formals methods like Boolean satisfiability [20] or Pseudo Boolean Optimization [21].…”
Section: Introductionmentioning
confidence: 99%