1994
DOI: 10.1109/55.285386
|View full text |Cite
|
Sign up to set email alerts
|

Suppression of boron penetration in p/sup +/ polysilicon gate P-MOSFETs using low-temperature gate-oxide N/sub 2/O anneal

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
33
0

Year Published

1995
1995
2015
2015

Publication Types

Select...
7
1
1

Relationship

0
9

Authors

Journals

citations
Cited by 85 publications
(33 citation statements)
references
References 14 publications
0
33
0
Order By: Relevance
“…When the subthreshold swing was extracted, the S.S. value of HK nMOSFET was greater than that of SiON x one due to the transportation of electron carrier. Reversely, the S.S. value of HK pMOSFET is less than that of SiON x one because the last exhibited some boron penetration [38][39][40] from gate electrode to p-channel surface, as shown in Figs. 5 and 6.…”
Section: Resultsmentioning
confidence: 88%
“…When the subthreshold swing was extracted, the S.S. value of HK nMOSFET was greater than that of SiON x one due to the transportation of electron carrier. Reversely, the S.S. value of HK pMOSFET is less than that of SiON x one because the last exhibited some boron penetration [38][39][40] from gate electrode to p-channel surface, as shown in Figs. 5 and 6.…”
Section: Resultsmentioning
confidence: 88%
“…It has been shown, however, that the structure of layers formed can vary drastically with increasing nitrogen level doping in silicon from non-stoichiometric SiN x films to the very known silicon nitride (Si 3 N 4 ) [4]. For this reason, nitrogen doped silicon films found a various application not only in microelectronic systems, but also in optical filter fabrication [5,6] and microelectromechanical devices [4]. In the bilayer structure of CMOS polysilicon gate, nitrogen level doping must be carefully optimized because of the aptitude of this impurity to the non-suitable increase of the total resistance of the gate [7][8][9].…”
Section: Introductionmentioning
confidence: 98%
“…Owing to the continuous down-scaling of gate length and gate oxide thickness in complementary metal-oxide-semiconductor (CMOS) devices, the conventional polycrystalline silicon gate electrodes suffer several problems, including high gate resistance, gate depletion and boron penetration from the p + -doped polycrystalline silicon into the channel region [1][2][3]. In order to circumvent these problems, metals and metal nitrides are employed as gate electrodes.…”
Section: Introductionmentioning
confidence: 99%