2006
DOI: 10.1109/iecon.2006.347307
|View full text |Cite
|
Sign up to set email alerts
|

Super-Junction MOSFET and SiC Diode Application for the Efficiency Improvement in a Boost PFC Converter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
5
0

Year Published

2009
2009
2014
2014

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 18 publications
(5 citation statements)
references
References 3 publications
0
5
0
Order By: Relevance
“…To the best of our knowledge, this is the highest efficiency reported for E-mode GaN DHFETs on Si substrates at these high switching frequencies. It clearly shows the high potential of GaN-on-Si devices for high-frequency power switching applications compared with commercial Sibased MOSFET devices [15], [16].…”
Section: Converter Resultsmentioning
confidence: 91%
“…To the best of our knowledge, this is the highest efficiency reported for E-mode GaN DHFETs on Si substrates at these high switching frequencies. It clearly shows the high potential of GaN-on-Si devices for high-frequency power switching applications compared with commercial Sibased MOSFET devices [15], [16].…”
Section: Converter Resultsmentioning
confidence: 91%
“…1 with the voltage V DS as a parameter, and the electrical field distribution depends on the applied forward voltage in blocking state: Moreover, specific control steps of the fabrication process have been implemented in order to minimize the doping imbalance between the p-columns and the n conductive layer in the whole 6-inches silicon wafer. Any doping imbalance [5] would produce a strong reduction in the device forward blocking-voltage and will affect the characteristics of the final product. At the first stage of their production, SJ devices led to a three times reduction of the on-state resistance compared to a standard power MOSFET having the same silicon area, together with a consequent reduction of the gate charge, and, hence, reduction of the power losses during both on-state and switching transients.…”
Section: Device Structurementioning
confidence: 99%
“…The PFC circuit is based on a boost topology [4], [5]. The impact of the electrical parameter spread on the current sharing of the devices has been experimentally analyzed.…”
Section: Introductionmentioning
confidence: 99%
“…For diode dynamic test, the load inductance Lload position was switched to the lower pair of IGBTs. In this case (for extracting diode losses), the top pair of IGBTs behave as a DUT and bottom pair of IGBT modules goes in the passive mode (i.e., at VGE of -5.0 V and under turn off condition) [8]- [10]. The copper busbar connections from the DC-link capacitor to the DUT in the entire circuit give an approximate stray inductance of 100 nH.…”
Section: Semiconductor Data and Test Setupmentioning
confidence: 99%