2009
DOI: 10.1143/jjap.48.021201
|View full text |Cite
|
Sign up to set email alerts
|

Study On Charge Trap Layers In Charge Trap Metal–Oxide–Semiconductor Field Effect Transistor

Abstract: We construct a kink solution on a non-BPS D-brane using Berkovits' formulation of superstring field theory in the level truncation scheme. The tension of the kink reproduces 95% of the expected BPS D-brane tension. We also find a lump-like solution which is interpreted as a kink-antikink pair, and investigate some of its properties. These results may be considered as successful tests of Berkovits' superstring field theory combined with the modified level truncation scheme.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2012
2012
2022
2022

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 14 publications
(18 reference statements)
0
2
0
Order By: Relevance
“…There are two main electron traps in a nitrogen-doped oxide (N1): ≡ Si 2 N • and ≡ SiO • [23]. The former is a shallow trap with an energy level of less than 1.0 eV from EC_N1, and the energy level of the latter is typically in the range of 1.3 to 1.9 eV from EC_N1 [23][24][25]. The energy level of the peak trap density is similar to that of ≡ SiO • , as shown in Fig.…”
Section: Resultsmentioning
confidence: 99%
“…There are two main electron traps in a nitrogen-doped oxide (N1): ≡ Si 2 N • and ≡ SiO • [23]. The former is a shallow trap with an energy level of less than 1.0 eV from EC_N1, and the energy level of the latter is typically in the range of 1.3 to 1.9 eV from EC_N1 [23][24][25]. The energy level of the peak trap density is similar to that of ≡ SiO • , as shown in Fig.…”
Section: Resultsmentioning
confidence: 99%
“…[1][2][3][4][5][6][7] The charge trap flash (CTF) memory has emerged as excellent candidates for reducing scale-down problems. [8][9][10][11][12][13] The CTF memory devices utilizing a Si 3 N 4 layer, acting as a charge trap layer, allow a significant improvement in the cell immunity to the stress induced leakage current and the cellto-cell parasitic interference and to enhance the scaling technology perspectives in point of the reliability. [14][15][16][17][18] Because the programming speed of the TaN-Al 2 O 3 -Si 3 N 4 -SiO 2 -Si (TANOS) memory cells with a charge trapping layer increases due to the existence of the Al 2 O 3 layer with a high-k value and a TaN gate with a high work function, the CTF memory devices with a TANOS structure have become particularly interesting for potential applications in next-generation charge trap flash memory cells.…”
Section: Introductionmentioning
confidence: 99%