Single-Inductor Quad-Output Switching Converter With Priority-Scheduled Program for Fast Transient Response and Unlimited Load Range in 40 nm CMOS Technology

Abstract

System-on-a-chip (SoC) applications require multiple power supply voltages with the features of low noise for analog circuits and high efficiency for digital circuits. Thus, this paper proposes the priority-scheduled program (PSP) for the single-inductor quad-output (SIQO) switching converter. This technique manages energy delivery to multiple outputs, facilitates fast transient response, and reduces cross-regulation simultaneously. Moreover, a level bypass detector (LBD) is used to overcome the limitation of significant loading differences among quad outputs in conventional designs because the PSP technique cantransfer additional energy to low-priority outputs to avoid overshoot voltage at high-priority outputs. Furthermore, voltage disturbance can be filtered out using two additional low-dropout regulators that operate as buffers cascaded at two low-priority outputs. Therefore, the SIQO converter that is fabricated in 40 nm CMOS technology satisfies the power requirements in portable electronics given its low cross-regulation of 0.2%, fast transient response of 15 s, and an output voltage ripple that is smaller than 30 mV. Index Terms-Cross-regulation, fast transient, level bypass detector (LBD), priority-scheduled program (PSP), single-inductor quad-output (SIQO).0018-9200

Quad‐bus motor drive system for electrified vehicles based on a dual‐output–single‐inductor structure

“…22 indicates the measured efficiency of the DOSI system based on the proposed approach. The peak efficiency is 91.7%, which is similar to [20,21] (91.3, 92%), a little higher than [22][23][24][25] (91, 89, 88, and 87%), and a little lower than [26] (93.5%). The feasibility of the multi-bus motor drive system and control method has been validated experimentally, as presented in Figs.…”

“…The DOSI structure has advantages in having fewer circuit elements and conversion stages, which will result in both a lower cost and a more compact size compared with other structures with several independent single-inductor-single-output converters [10][11][12][13][14][15][16][17][18][19][20][21][22][23][24][25][26]. Despite its merits on cost and a simpler structure, the singleinductor-dual-output circuit suffers in handling load variations, especially for highly dynamic loads such as electric motor loads, since the DOSI structure has been typically used for low-power integrated circuits [10][11][12][13][14][15][16][17][22][23][24].…”

A 40nm CMOS Hysteretic Buck DC-DC Converter With Digital-Controlled Power-Driving-Tracked-Duration Current Pump

“…In recent years, a rapid growth of portable devices, such as smartphones, tablets, laptops and digital cameras is resulted from the development of system-on-chip (SoC) [1]- [8] which have different energy requirements [6]- [9]. Concurrently, low power consumption is one of the primary design agenda for the battery-powered SoC [10].…”