2018
DOI: 10.1364/oe.26.006249
|View full text |Cite
|
Sign up to set email alerts
|

Room temperature operation of mid-infrared InAs081Sb019 based photovoltaic detectors with an In02Al08Sb barrier layer grown on GaAs substrates

Abstract: In this paper, InAsSb-based hetero-junction photovoltaic detector (HJPD) with an InAlSb barrier layer was grown on GaAs substrates. By using technology computer aided design (TCAD), a design of a barrier layer that can achieve nearly zero valance band offsets was accomplished. A high quality InAsSb epitaxial layer was obtained with relatively low threading dislocation density (TDD), calculated from a high-resolution X-ray diffraction (XRD) measurement. This layer showed a Hall mobility of 15,000 cm/V⋅s, which … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

1
6
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
6
2

Relationship

3
5

Authors

Journals

citations
Cited by 14 publications
(7 citation statements)
references
References 33 publications
1
6
0
Order By: Relevance
“…In contrast, III–V channel materials are a promising candidate for M3D integration due to low process temperature and high potential logic performance as well as multifunctionality such as imaging, display, photonic sensors, and so forth. In this work, therefore, we suggest 3D stackable III–V synaptic transistors fabricated at low process temperatures. Here, we used an oxide charge trap layer for weight storage because the oxide layer can be deposited at quite low temperatures uniformly by atomic layer deposition (lower than 350 °C) and it shows very stable operation, as seen in the NAND flash technology.…”
Section: Introductionmentioning
confidence: 99%
“…In contrast, III–V channel materials are a promising candidate for M3D integration due to low process temperature and high potential logic performance as well as multifunctionality such as imaging, display, photonic sensors, and so forth. In this work, therefore, we suggest 3D stackable III–V synaptic transistors fabricated at low process temperatures. Here, we used an oxide charge trap layer for weight storage because the oxide layer can be deposited at quite low temperatures uniformly by atomic layer deposition (lower than 350 °C) and it shows very stable operation, as seen in the NAND flash technology.…”
Section: Introductionmentioning
confidence: 99%
“…Another important issue is to select the structure of the PDs itself. Among many PD structures, such as MSM and avalanche photodiodes (APDs), a simple p-i-n structure is promising because the photovoltaic mode contributes to high speed and low power consumption 17 .…”
Section: Introductionmentioning
confidence: 99%
“…Among several substrate candidates, III–V compound semiconductors can satisfy the requirements for fabricating broadband heterojunction PDs because of miscellaneous bandgaps corresponding from ultraviolet to long‐wavelength infrared (LWIR) region. [ 16–21 ] Additionally, III–V materials exhibited higher mobility (>10 3 cm 2 V ‐1 s ‐1 ) than that of Si which could contribute to the increase of detector speed. Nevertheless, few demonstrations on the integration of MoS 2 /III–V substrates have been reported because it could be caused by the difficulty of sample preparation due to easy oxidation and surface states.…”
Section: Introductionmentioning
confidence: 99%