2002
DOI: 10.1088/0960-1317/12/6/323
|View full text |Cite
|
Sign up to set email alerts
|

Reduction of surface roughness and aperture size effect for etching of Si with XeF2

Abstract: Low etching pressure and high silicon substrate temperature successfully decrease the etched surface roughness and the aperture size effect, which represent challenges to the application of silicon etching with XeF2 to the fabrication of microelectromechanical systems (MEMS). The etched roughness and aperture size effect are extremely high and limit factors for the design rules of MEMS devices. In order to express the extent of the aperture size effect, a uniformity of etched depth is defined as follows: (dept… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
20
0

Year Published

2005
2005
2014
2014

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 30 publications
(20 citation statements)
references
References 12 publications
0
20
0
Order By: Relevance
“…Si islands are then patterned from the bottom side of the die using PR, followed by coating the top surface with an intermediate PDMS layer. In the final step the last few microns of Si below the polymer membrane are removed using a XeF 2 vapor etch [4] , leaving released islands of Si attached to the PDMS membrane. The XeF 2 vapor phase etch method prevents damage to the polymer membrane while releasing the Si island.…”
Section: Experimental Methodsmentioning
confidence: 99%
“…Si islands are then patterned from the bottom side of the die using PR, followed by coating the top surface with an intermediate PDMS layer. In the final step the last few microns of Si below the polymer membrane are removed using a XeF 2 vapor etch [4] , leaving released islands of Si attached to the PDMS membrane. The XeF 2 vapor phase etch method prevents damage to the polymer membrane while releasing the Si island.…”
Section: Experimental Methodsmentioning
confidence: 99%
“…For many applications such as low loss silicon photonic components, highly reflective surfaces, high quality-factor microcavities, one needs to produce as smooth a surface as possible. 12,13 Therefore, it is important to study the underlying causes of surface roughness. Different applications typically use differing resistivity of p-type silicon as the starting material, e.g., silicon-based photonic devices normally use low-doped material ͑1-10 ⍀ cm͒ to minimize optical losses due to free carrier scattering, whereas moderately doped material ͑0.02 ⍀ cm͒ is preferred for machining surface relief patterns with multiheight steps, micromirrors, and holographic surfaces since it is easier to machine a range of differing step heights.…”
Section: Introductionmentioning
confidence: 99%
“…Some researchers have noted that roughness occurs because etching begins at etch sites which expand out to meet each other [12]. Faster etch rates and longer etch times make these non-uniformities become larger, and the surface becomes rougher [13]. Optimization of the XeF 2 etching process requires achieving an intelligent balance between cost, etch rate, and surface roughness.…”
Section: Introductionmentioning
confidence: 99%