2012 IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS) 2012
DOI: 10.1109/lascas.2012.6180313
|View full text |Cite
|
Sign up to set email alerts
|

Reducing power consumption in FFT architectures by using heuristic-based algorithms for the ordering of the twiddle factors

Abstract: This paper addresses the exploration of different heuristic-based algorithms for a better manipulation of coefficients in Fast Fourier Transform (FFT). Due to the characteristics of the FFT algorithms, which involve multiplications of input data with appropriate coefficients, the best ordering of these operations can contribute for the reduction of the switching activity, what leads to the minimization of power consumption in the FFTs. The heuristic-based algorithm named Bellmore and Nemhauser and a new propos… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2012
2012
2018
2018

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
references
References 5 publications
(5 reference statements)
0
0
0
Order By: Relevance