2001
DOI: 10.1109/92.920839
|View full text |Cite
|
Sign up to set email alerts
|

Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
35
0

Year Published

2001
2001
2008
2008

Publication Types

Select...
6
3
1

Relationship

1
9

Authors

Journals

citations
Cited by 78 publications
(35 citation statements)
references
References 7 publications
0
35
0
Order By: Relevance
“…It appears that success with this approach depends on the extent to which human design principles in building block specification and interconnection are respected. For example, researchers have used FPTAs [15,34,26] with the goal of inventive circuits starting from the transistor while not enforcing assumptions of transistor saturation, zero gate current, etc. The custom-made devices of these projects also allow varying degrees of transistor interconnect.…”
Section: Assessment Criteriamentioning
confidence: 99%
“…It appears that success with this approach depends on the extent to which human design principles in building block specification and interconnection are respected. For example, researchers have used FPTAs [15,34,26] with the goal of inventive circuits starting from the transistor while not enforcing assumptions of transistor saturation, zero gate current, etc. The custom-made devices of these projects also allow varying degrees of transistor interconnect.…”
Section: Assessment Criteriamentioning
confidence: 99%
“…For example, Adrian Stoica and his colleagues at NASA/JPL are designing evolvable circuits for robotics and space application [34], while Tetsuya Higuchi, another pioneer of this field, at the Electro- Fig. 8.…”
Section: Evolvable Hardwarementioning
confidence: 99%
“…Thus, compared to commercial solutions this has the advantages in terms of (1) larger variability of the cells, (2) total number of cells, and (3) extended temperature operational range (from -180C to 125C). While in our prior work, BBs were of very fine granularity (as in field programmable transistor arrays, FPTA, and most refined to transistor level in FPTA-0 [2]) the SRAA uses buildings blocks of common encapsulated granularity, with advantages in frequency response because of fewer parasitic losses. Compared to our FPTA architecture [3], [4] that would only map circuits operating in the ~ 100 kHz range, the SRAA is expected to operate beyond ~5MHz.…”
Section: Introductionmentioning
confidence: 99%