Rapid prototyping of electronic systems using FIPSOC

Madrenas, Jordi; Moreno, Juan Manuel; Cantó, Enrique; Cabestany, Joan; Faura, J.; Lacadena, I.; Insenser, J.M.

doi:10.1109/etfa.1999.815368

Search citation statements

Order By: Relevance

Paper Sections

Select...

Related Work1

Citation Types

Supporting

Mentioning

Contrasting

Publication Types

Select...

Article2

Other1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

(1 citation statement)

References 18 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The costs and trade-offs of this decision were not detailed. Work by Madrenas described a Field Programmable System on Chip (FIPSOC) that made use of a PLC on a proprietary shared bus [13]. The details of the PLC/bus interface were not given.…”

Section: Related Workmentioning

confidence: 99%

Embedded Programmable Logic Core Enhancements for System Bus Interfaces

Quinton

Wilton

2007

2007 International Conference on Field Programmable Logic and Applications

View full text Add to dashboard Cite

show abstract

Section: Related Workmentioning

confidence: 99%

Embedded Programmable Logic Core Enhancements for System Bus Interfaces

Quinton

Wilton

2007

2007 International Conference on Field Programmable Logic and Applications

View full text Add to dashboard Cite

show abstract

Floating Gate-Based Field Programmable Mixed-Signal Array

Wunderlich

Adil

Hasler

2013

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

Designing BEE: A Hardware Emulation Engine for Signal Processing in Low-Power Wireless Applications

Kuusilinna

Chang

Ammer

et al. 2003

EURASIP J. Adv. Signal Process.

View full text Add to dashboard Cite

This paper describes the design of a large-scale emulation engine and an application example from the field of low-power wireless devices. The primary goal of the emulator is to support design space exploration of real-time algorithms. The emulator is customized for dataflow dominant architectures, especially focusing on telecommunication-related applications. Due to its novel routing architecture and application-specific nature, the emulator is capable of real-time execution of a class of algorithms in its application space. Moreover, the dataflow structure facilitates the development of a highly abstracted design flow for the emulator. Simulations and practical measurements on commercial development boards are used to verify that real-time emulation of a low-power TDMA receiver is feasible at a clock speed of 25 MHz

show abstract

Rapid prototyping of electronic systems using FIPSOC

Cited by 3 publications

References 18 publications

Embedded Programmable Logic Core Enhancements for System Bus Interfaces

Embedded Programmable Logic Core Enhancements for System Bus Interfaces

Floating Gate-Based Field Programmable Mixed-Signal Array

Designing BEE: A Hardware Emulation Engine for Signal Processing in Low-Power Wireless Applications

Contact Info

Product

Resources

About