2018
DOI: 10.1049/joe.2017.0375
|View full text |Cite
|
Sign up to set email alerts
|

QCA circuit design of n ‐bit non‐restoring binary array divider

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
7
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(8 citation statements)
references
References 25 publications
(37 reference statements)
0
7
0
Order By: Relevance
“…Recently introduced previous works in [ 20 , 21 ] used a three-input Exclusive-OR (TIEO) gate [ 12 ] to efficiently implement N-RAD designs. However, the robustness of this TIEO gate is not high enough.…”
Section: Discussionmentioning
confidence: 99%
See 4 more Smart Citations
“…Recently introduced previous works in [ 20 , 21 ] used a three-input Exclusive-OR (TIEO) gate [ 12 ] to efficiently implement N-RAD designs. However, the robustness of this TIEO gate is not high enough.…”
Section: Discussionmentioning
confidence: 99%
“…Additionally, in the N-RAD construction period, the pipelining technique in the proposed CAS cell assists it to achieve fewer delays than the best existing ones. A comparison of QCA specifications among designs for the divider is given in Table 4 , and the proposed 3 × 3-bit QCA divider performs better than all of the prior best designs [ 20 , 21 ] in terms of latency.…”
Section: Discussionmentioning
confidence: 99%
See 3 more Smart Citations