2007
DOI: 10.1088/0022-3727/40/17/009
|View full text |Cite
|
Sign up to set email alerts
|

Pulse number control of electrical resistance for multi-level storage based on phase change

Abstract: Abstract. Phase change nonvolatile memory devices composed of the SeSbTe chalcogenide semiconductor thin film were fabricated. The resistivity of the SeSbTe system was investigated to apply to multi-level data storage. The chalcogenide semiconductor acts as a programmable resistor that has a large dynamic range. The resistance of the chalcogenide semiconductor can be set in intermediate resistances between the amorphous and crystalline states using electric-pulses of a specified power, and it can be controlled… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
14
0

Year Published

2013
2013
2020
2020

Publication Types

Select...
5
2
2

Relationship

0
9

Authors

Journals

citations
Cited by 25 publications
(15 citation statements)
references
References 17 publications
0
14
0
Order By: Relevance
“…Recently, eight-level storage and three-bits in a single cell have been reported32. Currently, multi-level storage323334 has been realized by controlling the fraction of the crystalline33 or amorphous35 regions within one storage cell. However, realizing multi structures in GST could offer another way to achieve multi-level storage, for example, by creating and manipulating multi-levels in cubic GST with different degrees of vacancy ordering and resistivity3.…”
mentioning
confidence: 99%
“…Recently, eight-level storage and three-bits in a single cell have been reported32. Currently, multi-level storage323334 has been realized by controlling the fraction of the crystalline33 or amorphous35 regions within one storage cell. However, realizing multi structures in GST could offer another way to achieve multi-level storage, for example, by creating and manipulating multi-levels in cubic GST with different degrees of vacancy ordering and resistivity3.…”
mentioning
confidence: 99%
“…MLC PCM PROGRAMMING AND MODELING Resistance levels, which represent different states, are fundamentally determined by the relative amorphous fraction in PCM cells, which is in turn determined by the amount of energy delivered to the GST material during programming. As a result, to achieve different resistance levels, various number of reset/set iterations are needed to precisely deliver appropriate amount of energy [8], [13].…”
Section: B Other Related Workmentioning
confidence: 99%
“…[1] Increasing of memory storage density can be achieved using multilevel storage technology which has recently been attracting extensive attention for applications in nonvolatile memory devices. [2][3][4][5][6][7][8][9][10] In multilevel data storage, distinct multilevels states, instead of the common binary states, are utilized for the identification of storage levels. The number of different storage levels is determined by the maximum number of levels in a memory cell and is associated with the configuration of active materials state (amorphous, crystalline or mixture of both).…”
Section: Introductionmentioning
confidence: 99%