GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuits Symposium. 22nd Annual Technical Digest 2000. (Cat. No.00CH37084)
DOI: 10.1109/gaas.2000.906313
|View full text |Cite
|
Sign up to set email alerts
|

Power flip-chip assembly for space application using HBT in Ku band

Abstract: Haese, P-A. Rolland5Alcatel Space -26 av JF Champollion, BPI187 3 1037-TOULOUSE CEDEX 1, France Fax : 33 5 34 35 69 4' 7 Phone : 33 5 34 35 66 35 Summary : Flip-chip assembly using pure Au-Au thermocompression process have been implemented for use in power HBT. Thermal path optimization has conducted to measure 30 % decrease of thermal resistance of flip-chip mounted HBT compared to face up mounted. In best configuration (thermal bump on top of emitter finger) it is anticipated to reach 40 % decrease. First de… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…So it is always desired to reduce this source inductance to maximize gain and to increase the operational frequency. Several methods such as sheet grounding or metal bridging, 7 flip chip technology 8,9 on the active side of the device and via hole technology, and source island via grounding 10,11 on the back side of the wafer have been used. There is a large reduction in common lead source inductance by the method of via hole connections from the back side of the device substrate as reported by Kohn 12 in 1975.…”
mentioning
confidence: 99%
“…So it is always desired to reduce this source inductance to maximize gain and to increase the operational frequency. Several methods such as sheet grounding or metal bridging, 7 flip chip technology 8,9 on the active side of the device and via hole technology, and source island via grounding 10,11 on the back side of the wafer have been used. There is a large reduction in common lead source inductance by the method of via hole connections from the back side of the device substrate as reported by Kohn 12 in 1975.…”
mentioning
confidence: 99%