1997
DOI: 10.1016/s0167-9317(97)00052-x
|View full text |Cite
|
Sign up to set email alerts
|

Potential fluctuations due to Pb centres at the interface

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

4
9
0

Year Published

2000
2000
2019
2019

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 22 publications
(13 citation statements)
references
References 10 publications
4
9
0
Order By: Relevance
“…3,4 The performance and reliability of a MOS device is significantly influenced by the quality of the grown Si/ SiO 2 interface. The D it reported for the ͑100͒ face is far higher than observed by other groups, [12][13][14] while the two peaks on all D it ͑E͒ profiles are much closer to the Si band gap edges than reported by other researchers for the ͑100͒ and ͑111͒Si face orientations. [6][7][8][9][10][11] So far only the ͑100͒Si/ SiO 2 and ͑111͒Si/ SiO 2 interfaces have been extensively investigated, for more than 50 years, less so the ͑110͒Si/ SiO 2 one.…”
Section: Introductionsupporting
confidence: 44%
See 1 more Smart Citation
“…3,4 The performance and reliability of a MOS device is significantly influenced by the quality of the grown Si/ SiO 2 interface. The D it reported for the ͑100͒ face is far higher than observed by other groups, [12][13][14] while the two peaks on all D it ͑E͒ profiles are much closer to the Si band gap edges than reported by other researchers for the ͑100͒ and ͑111͒Si face orientations. [6][7][8][9][10][11] So far only the ͑100͒Si/ SiO 2 and ͑111͒Si/ SiO 2 interfaces have been extensively investigated, for more than 50 years, less so the ͑110͒Si/ SiO 2 one.…”
Section: Introductionsupporting
confidence: 44%
“…Studies of Si/ SiO 2 interface traps using MOS capacitors were first introduced by Terman, 5 and then extended in other works. [12][13][14][15][16][17][18][19][20] The goal of this work is to provide dependable information regarding the electrical behavior of ͑110͒Si/ SiO 2 interface traps as analyzed by current state-of-the art electrical techniques using three methods. In the 1960s, using the temperature-dependent capacitance-voltage ͑CV͒ technique, Gray and Brown 6 evaluated the density of interface states D it versus energy, E, at SiO 2 / Si interfaces for three silicon interface orientations.…”
Section: Introductionmentioning
confidence: 99%
“…Table I shows the density and energy level of the P b centers at the Si͑100͒-SiO 2 interface obtained from the works of Gerardi 19 and Uren. 22 The results obtained from this work for polysilicon gate MOS capacitors exposed to RTA, and samples measured following RTO, are presented for comparison.…”
Section: Discussion: Origin Of Interface Statesmentioning
confidence: 99%
“…These defects are electrically active following the dissociation of hydrogen from the dangling bonds. This can be achieved by vacuum annealing (T > 700 • C) [61], a rapid pull from an oxidation furnace [59] or through a process of rapid thermal annealing (RTA) in a N 2 ambient [62], where the cooling from the maximum RTA temperature is too rapid to allow passivation during the cooling process. Analysis of the high-k/Si MOS system by electron spin resonance [66], [67] and C-V analysis [68], [69] indicates that the dominant interface defects are also P b centers, as the interface region between the silicon and the high-k film (either intentionally or via the high-k growth process) is an SiO x layer.…”
Section: A a Brief Consideration Of The D It Energy Distribution At mentioning
confidence: 99%