2012
DOI: 10.1109/ted.2012.2198481
|View full text |Cite
|
Sign up to set email alerts
|

Performance Comparisons of III–V and Strained-Si in Planar FETs and Nonplanar FinFETs at Ultrashort Gate Length (12 nm)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4

Citation Types

0
24
0

Year Published

2013
2013
2022
2022

Publication Types

Select...
7
2
1

Relationship

1
9

Authors

Journals

citations
Cited by 72 publications
(24 citation statements)
references
References 36 publications
0
24
0
Order By: Relevance
“…According to the International Technology Roadmap for Semiconductors (ITRS) prediction, the 3-D topologies are here to drive the commercial industries up to 5-nm technology node [3,4]. The only innovations in lower technology nodes will be the incorporation of new channel materials as SiGe, Ge, GaAs, etc., which are CMOS compatible or in physical architecture like nanowires and nanotubes [5,6]. Nowadays the market is more thoughtful regarding HP consumer applications and will continue for next consequent 10 years.…”
Section: Introductionmentioning
confidence: 99%
“…According to the International Technology Roadmap for Semiconductors (ITRS) prediction, the 3-D topologies are here to drive the commercial industries up to 5-nm technology node [3,4]. The only innovations in lower technology nodes will be the incorporation of new channel materials as SiGe, Ge, GaAs, etc., which are CMOS compatible or in physical architecture like nanowires and nanotubes [5,6]. Nowadays the market is more thoughtful regarding HP consumer applications and will continue for next consequent 10 years.…”
Section: Introductionmentioning
confidence: 99%
“…Such high velocity mainly stems from the light effective mass (m * ) of the dominant Γ-valley. However a small m * decreases the Density-of-States (DoS) in the channel, possibly inducing a so called "DoS bottleneck" that partly neutralizes the benefits that III-V nMOSFETs can deliver in terms of ballistic ON-current [7], [8], [9], [10], [11], [12]. Simulations including scattering have also shown that the low DoS of III-V, although resulting in lower scattering rates [13], [14], prevents reaching ON-current values significantly larger than in Si MOSFETs at nanoscale lengths [15], [16], [17].…”
Section: Introductionmentioning
confidence: 99%
“…Performance analysis of single and multigate MOSFETs on high mobility substrates and Si is an important issue. A number of authors have focused on numerical and theoretical studies of such devices, using self-consistent Poisson/Monte Carlo simulations [5,6], comprehensive semiclassical multisubband Monte Carlo simulations [7], self-consistent solutions of Schrödinger/Poisson equations [6,8,9], a quantum-corrected Monte Carlo simulations [10], and an atomistic Schrödinger/Poisson equations in the non-equilibrium Green's function formalism [11].…”
Section: Introductionmentioning
confidence: 99%