Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001
DOI: 10.1109/async.2001.914069
|View full text |Cite
|
Sign up to set email alerts
|

PCA-1: a fully asynchronous, self-reconfigurable LSI

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
12
0

Publication Types

Select...
4
3
2

Relationship

0
9

Authors

Journals

citations
Cited by 31 publications
(13 citation statements)
references
References 6 publications
1
12
0
Order By: Relevance
“…At room temperature and with a supply voltage of 1.8 V, we measured a throughput of 674 MHz. To our knowledge, the only other published configurable asynchronous circuit that was fabricated was the PCA-1 architecture, and they reported a peak throughput of 20 MHz in a 0.35μm CMOS process [2]. Even adjusting for feature size, our results are better by over an order of magnitude.…”
Section: Introductionsupporting
confidence: 66%
“…At room temperature and with a supply voltage of 1.8 V, we measured a throughput of 674 MHz. To our knowledge, the only other published configurable asynchronous circuit that was fabricated was the PCA-1 architecture, and they reported a peak throughput of 20 MHz in a 0.35μm CMOS process [2]. Even adjusting for feature size, our results are better by over an order of magnitude.…”
Section: Introductionsupporting
confidence: 66%
“…At room temperature with a supply voltage of 1.8 V (nominal), we measured a throughput of 674 MHz. To our knowledge, the only other published configurable asynchronous circuit that was fabricated is the PCA-1 architecture, and they reported a peak throughput of 20 MHz in a 0.35µm CMOS process [8].…”
Section: Resultsmentioning
confidence: 99%
“…Other architectures were based on "porting" a clocked FPGA architecture, and the result was relatively low throughput [6], [15], [8]. More recently, there has been work that is similar in spirit to the design described here, where an asynchronous FPGA architecture based on programmable pipeline stages was proposed [24].…”
Section: Introductionmentioning
confidence: 95%
“…Two distinct types of cells, that are always paired, are used: a timing cell that implements the control-path using asynchronous signaling and a data cell that uses same structures as a synchronous FPGA. A similar approach was also suggested in [115]; however, that design opted for a more elaborate control path unit.…”
Section: Asynchronous Architecturesmentioning
confidence: 99%