2008
DOI: 10.1561/1000000005
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Architecture: Survey and Challenges

Abstract: Field-Programmable Gate Arrays (FPGAs) have become one of the key digital circuit implementation media over the last decade. A crucial part of their creation lies in their architecture, which governs the nature of their programmable logic functionality and their programmable interconnect. FPGA architecture has a dramatic effect on the quality of the final device's speed performance, area efficiency, and power consumption. This survey reviews the historical development of programmable logic devices, the fundame… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
109
0
4

Year Published

2010
2010
2023
2023

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 298 publications
(113 citation statements)
references
References 143 publications
0
109
0
4
Order By: Relevance
“…The first FPGA, which was presented by Xilinx contained "64 logic block and 58 inputs and outputs [6]". Nowadays the size of FPGAs grows every year and in the year 2007 it contained "approximately 330,000 equivalent logic blocks and around 1100 inputs and outputs [6]".…”
Section: Fpgamentioning
confidence: 99%
See 1 more Smart Citation
“…The first FPGA, which was presented by Xilinx contained "64 logic block and 58 inputs and outputs [6]". Nowadays the size of FPGAs grows every year and in the year 2007 it contained "approximately 330,000 equivalent logic blocks and around 1100 inputs and outputs [6]".…”
Section: Fpgamentioning
confidence: 99%
“…Nowadays the size of FPGAs grows every year and in the year 2007 it contained "approximately 330,000 equivalent logic blocks and around 1100 inputs and outputs [6]". This leads to different problems.…”
Section: Fpgamentioning
confidence: 99%
“…Measuring the Gap between FPGAs and ASICs yields 30-40x Area, 12-14x Power, 3-5x Speed 331 . This means that for FPGAs the Area*Time*Power product is by about three orders of magnitude higher than for ASICs 147 .…”
Section: The Reconfigurable Computing Paradoxmentioning
confidence: 99%
“…In general, increasing the sizes of K and N will increase the functionality and performance but also increase the area exponentially. Cluster input size, I, should be kept as small as possible, however if I is too small, many logic elements in the cluster may be unusable [8,9]. The traditional FPGA architecture uses four LUTs per cluster and four inputs for each LUT.…”
Section: Design and Implementationmentioning
confidence: 99%