2010
DOI: 10.1002/adma.200901689
|View full text |Cite
|
Sign up to set email alerts
|

Patterning and Templating for Nanoelectronics

Abstract: The semiconductor industry will soon be launching 32 nm complementary metal oxide semiconductor (CMOS) technology node using 193 nm lithography patterning technology to fabricate microprocessors with more than 2 billion transistors. To ensure the survival of Moore's law, alternative patterning techniques that offer advantages beyond conventional top-down patterning are aggressively being explored. It is evident that most alternative patterning techniques may not offer compelling advantages to succeed conventio… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
91
0

Year Published

2010
2010
2021
2021

Publication Types

Select...
6
4

Relationship

1
9

Authors

Journals

citations
Cited by 109 publications
(91 citation statements)
references
References 31 publications
0
91
0
Order By: Relevance
“…[9,10,11,12] The small dimensions (commonly ∼10-50nm) associated with these structures makes them interesting for a variety of applications, and their promise for lithography in particular has attracted a great deal of interest over the past dozen years. [13,14,15,16] In practice, surface interactions with the substrate complicate equilibrium, introducing significant challenges for researchers but also providing an opportunity for additional control over achievable morphologies. [17] Research on block copolymer lithography has progressed to the point where it has been included on the ITRS roadmap as a potentially-feasible solution for patterning at and below the 22nm node.…”
Section: Ns -100msmentioning
confidence: 99%
“…[9,10,11,12] The small dimensions (commonly ∼10-50nm) associated with these structures makes them interesting for a variety of applications, and their promise for lithography in particular has attracted a great deal of interest over the past dozen years. [13,14,15,16] In practice, surface interactions with the substrate complicate equilibrium, introducing significant challenges for researchers but also providing an opportunity for additional control over achievable morphologies. [17] Research on block copolymer lithography has progressed to the point where it has been included on the ITRS roadmap as a potentially-feasible solution for patterning at and below the 22nm node.…”
Section: Ns -100msmentioning
confidence: 99%
“…Currently, feature sizes down to 3 nm can be achieved from the self-assembly of BCPs and, possibly, even smaller feature sizes can be achieved [2]. There is no question that sub-nanometre feature sizes can be obtained by combining the self-assembly of BCPs with naturally occurring biomolecules, such as cyclic peptides [3]. Exciting progress has been made in the past decades using the self-assembly of BCPs on many fronts, including the feature sizes, line-edge roughness, lateral ordering and etch contrast.…”
Section: Introductionmentioning
confidence: 99%
“…[1][2][3][4][5][6][7] Block copolymer lithography (BCPL) is a promising next generation lithographic technique that could be used for high-throughput and large-area nanolithography; BCPL utilizes the self-assembled nanostructures that form by microphase separation of BCP in thin films. [8][9][10][11][12] The vast majority of research on self-assembling polymers for BCPL has been devoted to polystyrene-block-poly(methyl methacrylate) because the PMMA block can be selectively removed by ultraviolet or oxygen plasma exposure.…”
Section: Introductionmentioning
confidence: 99%