A novel circuit technique is described for embedding a high‐frequency amplifier in a low‐frequency circuit to achieve a defined, flat gain from dc to the cutoff frequency of the hf amplifier. The technique provides this low‐frequency gain without compromising the hf design optimization. An embodiment of this technique is described which has provided, experimentally, amplifier gain from dc to a half‐power point of 2.3 GHz.