High-Level Synthesis
DOI: 10.1007/978-1-4020-8588-8_13
|View full text |Cite
|
Sign up to set email alerts
|

Operation Scheduling: Algorithms and Applications

Abstract: Operation scheduling (OS) is an important task in the high-level synthesis process. An inappropriate scheduling of the operations can fail to exploit the full potential of the system. In this chapter, we try to give a comprehensive coverage on the heuristic algorithms currently available for solving both timing and resource constrained scheduling problems. Besides providing a broad survey on this topic, we focus on some of the most popularly used algorithms, such as List Scheduling, Force-Directed Scheduling a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(11 citation statements)
references
References 51 publications
0
11
0
Order By: Relevance
“…We have tested 10 expereiment. Experiments conducted with a number of different cycles provide a significant time estimate [11]. More cycles give longer time.…”
Section: Discussionmentioning
confidence: 99%
“…We have tested 10 expereiment. Experiments conducted with a number of different cycles provide a significant time estimate [11]. More cycles give longer time.…”
Section: Discussionmentioning
confidence: 99%
“…These scheduling problems are NP-hard [22], consequently several Iterative Heuristic Methods are employed to solve them. Some most popularly used algorithms are List Scheduling (LS), Force-Directed Scheduling (FDS) and Simulated Annealing [218]. Fig.…”
Section: Steps Of High Level Synthesismentioning
confidence: 99%
“…The pursuit to raise the abstraction level of design modeling, optimization and implementation has been the goal of several generations of CAD researchers, both from industry and academia. Some of the earliest research efforts were launched as early as 1970's while the industry was still adapting to the CAD systems; this era is termed as the generation 0 of HLS [218]. A pioneering HLS tool was developed at Carnegie Mellon university (called CMU Design automation or CMU-DA), which accepted the behavioral description as ISPL (Instruction Set Processor Language).…”
Section: Hls: a Brief Retrospectionmentioning
confidence: 99%
“…5, when an expression in a loop is optimized, its latency is estimated by scheduling its operations by using an As-Late-As-Possible (ALAP) [15] scheduling algorithm, where each operation is scheduled to the latest opportunity, while respecting the order of data dependences. Because the expression is eventually used in a loop, and the II of the loop is critical to how fast the loop can execute, it is necessary to start optimizing for II as soon as possible.…”
Section: Latency Analysismentioning
confidence: 99%
“…For straight-line code, non-pipelined loops, and consecutive loops, we use a simple ALAP scheduling [15] to estimate resource utilization.…”
Section: Resource Utilization Analysismentioning
confidence: 99%