2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528)
DOI: 10.1109/sips.2000.886744
|View full text |Cite
|
Sign up to set email alerts
|

On the study of logarithmic time parallel adders

Abstract: This work formulates a set of equations to describe logarithmic time parallel adders. The equations can be used to explain several popular fast adder schemes and derive new adder schemes easily. It is shown that if there is an adder constructed from conditional-sum rule, then we can always obtain another adder based on carry-lookahead rule with equivalent topology and structure, and vice versa.Index Termsparallel adder, adder algorithm, conditional-sum, and carry-lookahead. I. INTRODUCTIONAddition is an essent… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 4 publications
0
0
0
Order By: Relevance